{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T17:38:22Z","timestamp":1770917902958,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,25]],"date-time":"2012-06-25T00:00:00Z","timestamp":1340582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,25]]},"DOI":"10.1145\/2304576.2304614","type":"proceedings-article","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:31:21Z","timestamp":1340803881000},"page":"267-278","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Unified memory optimizing architecture"],"prefix":"10.1145","author":[{"given":"Yasuo","family":"Ishii","sequence":"first","affiliation":[{"name":"The University of Tokyo & NEC Corporation, Tokyo, Japan"}]},{"given":"Mary","family":"Inaba","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Tokyo, Japan"}]},{"given":"Kei","family":"Hiraki","sequence":"additional","affiliation":[{"name":"The University of Tokyo, Tokyo, Japan"}]}],"member":"320","published-online":{"date-parts":[[2012,6,25]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"The first JILP data prefetching championship (DPC-1). http:\/\/www.jilp.org\/dpc\/.  The first JILP data prefetching championship (DPC-1). http:\/\/www.jilp.org\/dpc\/."},{"key":"e_1_3_2_1_2_1","unstructured":"The first JILP workshop on computer architecture competitions (JWAC-1): http:\/\/www.jilp.org\/jwac-1\/.  The first JILP workshop on computer architecture competitions (JWAC-1): http:\/\/www.jilp.org\/jwac-1\/."},{"key":"e_1_3_2_1_3_1","volume-title":"CPU2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU2006 . http:\/\/www.spec.org\/cpu 2006 \/. SPEC CPU2006. http:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555767"},{"key":"e_1_3_2_1_5_1","volume-title":"Spatial memory streaming with rotated patterns. DPC-1","author":"Ferdman M.","year":"2009","unstructured":"M. Ferdman , S. Somogyi , and B. Falsafi . Spatial memory streaming with rotated patterns. DPC-1 , 2009 . M. Ferdman, S. Somogyi, and B. Falsafi. Spatial memory streaming with rotated patterns. DPC-1, 2009."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145006"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542349"},{"key":"e_1_3_2_1_8_1","volume-title":"Access map pattern matching prefetch: Optimization friendly method. DPC-1","author":"Ishii Y.","year":"2009","unstructured":"Y. Ishii , M. Inaba , and K. Hiraki . Access map pattern matching prefetch: Optimization friendly method. DPC-1 , 2009 . Y. Ishii, M. Inaba, and K. Hiraki. Access map pattern matching prefetch: Optimization friendly method. DPC-1, 2009."},{"key":"e_1_3_2_1_9_1","volume-title":"Cache replacement policy using map-based adaptive insertion. JWAC-1","author":"Ishii Y.","year":"2010","unstructured":"Y. Ishii , M. Inaba , and K. Hiraki . Cache replacement policy using map-based adaptive insertion. JWAC-1 , 2010 . Y. Ishii, M. Inaba, and K. Hiraki. Cache replacement policy using map-based adaptive insertion. JWAC-1, 2010."},{"key":"e_1_3_2_1_10_1","volume-title":"Access map pattern matching for high performance data cache prefetch. Special Issue: The First JILP Data Prefetching Championship (DPC-1)","author":"Ishii Y.","year":"2011","unstructured":"Y. Ishii , M. Inaba , and K. Hiraki . Access map pattern matching for high performance data cache prefetch. Special Issue: The First JILP Data Prefetching Championship (DPC-1) , 2011 . Y. Ishii, M. Inaba, and K. Hiraki. Access map pattern matching for high performance data cache prefetch. Special Issue: The First JILP Data Prefetching Championship (DPC-1), 2011."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"HPCA'10","author":"Kim Y.","year":"2010","unstructured":"Y. Kim , D. Han , O. Mutlu , and M. Harchol-Balter . Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers . In HPCA'10 , pages 1 -- 12 , 2010 . Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA'10, pages 1--12, 2010."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_18_1","unstructured":"Micron. 4Gb: x4 x8 x16 ddr3 sdram.  Micron. 4Gb: x4 x8 x16 ddr3 sdram."},{"key":"e_1_3_2_1_19_1","unstructured":"Micron. TN-41-01: Calculating Memory System Power for DDR3.  Micron. TN-41-01: Calculating Memory System Power for DDR3."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026003"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555766"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736045"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542290"}],"event":{"name":"ICS'12: International Conference on Supercomputing","location":"San Servolo Island, Venice Italy","acronym":"ICS'12","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 26th ACM international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2304576.2304614","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2304576.2304614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:47Z","timestamp":1750236527000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2304576.2304614"}},"subtitle":["memory subsystem control with a unified predictor"],"short-title":[],"issued":{"date-parts":[[2012,6,25]]},"references-count":32,"alternative-id":["10.1145\/2304576.2304614","10.1145\/2304576"],"URL":"https:\/\/doi.org\/10.1145\/2304576.2304614","relation":{},"subject":[],"published":{"date-parts":[[2012,6,25]]},"assertion":[{"value":"2012-06-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}