{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:18Z","timestamp":1750306998474,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,25]],"date-time":"2012-06-25T00:00:00Z","timestamp":1340582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,25]]},"DOI":"10.1145\/2304576.2304618","type":"proceedings-article","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:31:21Z","timestamp":1340803881000},"page":"301-310","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Hardware support for enforcing isolation in lock-based parallel programs"],"prefix":"10.1145","author":[{"given":"Paruj","family":"Ratanaworabhan","sequence":"first","affiliation":[{"name":"Faculty of Engineering, Kasetsart University, Bangkok, Thailand"}]},{"given":"Martin","family":"Burtscher","sequence":"additional","affiliation":[{"name":"Texas State University, San Macros, USA"}]},{"given":"Darko","family":"Kirovski","sequence":"additional","affiliation":[{"name":"Microsoft Research, Redmond, USA"}]},{"given":"Benjamin","family":"Zorn","sequence":"additional","affiliation":[{"name":"Microsoft Research, Redmond, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,6,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325100"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250744"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504202"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_6_1","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann","author":"Culler D.","year":"1998","unstructured":"D. Culler , J. P. Singh , and A. Gupta , Eds ., Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann , 1998 . D. Culler, J. P. Singh, and A. Gupta, Eds., Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann, 1998."},{"key":"e_1_3_2_1_7_1","volume-title":"Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution\" International Symposium on Microarchitecture","author":"Rajwar R.","year":"2001","unstructured":"R. Rajwar and J. R. Goodman , \" Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution\" International Symposium on Microarchitecture , 2001 . R. Rajwar and J. R. Goodman, \"Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution\" International Symposium on Microarchitecture, 2001."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169039"},{"key":"e_1_3_2_1_9_1","author":"Moore K. E.","year":"2006","unstructured":"K. E. Moore , J. Bobba , M. J. Moravan , M. D. Hill , and D. A. Wood , \"LogTM: Log-Based Transactional Memory\" International Symposium on High-Performance Computer Architecture , 2006 . K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood, \"LogTM: Log-Based Transactional Memory\" International Symposium on High-Performance Computer Architecture, 2006.","journal-title":"\"LogTM: Log-Based Transactional Memory\" International Symposium on High-Performance Computer Architecture"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346189"},{"key":"e_1_3_2_1_11_1","author":"Blundell C.","year":"2005","unstructured":"C. Blundell , C. Lewis , and M. Martin , \"Deconstructing Transactional Semantics: The Subtleties of Atomicity\" Fourth Annual Workshop on Duplicating, Deconstructing, and Debunking , 2005 . C. Blundell, C. Lewis, and M. Martin, \"Deconstructing Transactional Semantics: The Subtleties of Atomicity\" Fourth Annual Workshop on Duplicating, Deconstructing, and Debunking, 2005.","journal-title":"\"Deconstructing Transactional Semantics: The Subtleties of Atomicity\" Fourth Annual Workshop on Duplicating, Deconstructing, and Debunking"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161006"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273647.1273658"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508266"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504203"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.4"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.56"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605399"},{"key":"e_1_3_2_1_24_1","author":"Hammond L.","year":"2004","unstructured":"L. Hammond , V. Wong , M. Chen , B. D. Carlstrom , J. D. Davis , B. Hertzberg , M. K. Prabhu , H. Wijaya , C. Kozyrakis , and K. Olukotun , \"Transactional Memory Coherence and Consistency\" International Symposium on Computer Architecture , 2004 . L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun, \"Transactional Memory Coherence and Consistency\" International Symposium on Computer Architecture, 2004.","journal-title":"\"Transactional Memory Coherence and Consistency\" International Symposium on Computer Architecture"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"}],"event":{"name":"ICS'12: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"San Servolo Island, Venice Italy","acronym":"ICS'12"},"container-title":["Proceedings of the 26th ACM international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2304576.2304618","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2304576.2304618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:47Z","timestamp":1750236527000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2304576.2304618"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,25]]},"references-count":27,"alternative-id":["10.1145\/2304576.2304618","10.1145\/2304576"],"URL":"https:\/\/doi.org\/10.1145\/2304576.2304618","relation":{},"subject":[],"published":{"date-parts":[[2012,6,25]]},"assertion":[{"value":"2012-06-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}