{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:19Z","timestamp":1750306999250,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,25]],"date-time":"2012-06-25T00:00:00Z","timestamp":1340582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,25]]},"DOI":"10.1145\/2312005.2312014","type":"proceedings-article","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T13:31:21Z","timestamp":1340803881000},"page":"38-47","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Delegation and nesting in best-effort hardware transactional memory"],"prefix":"10.1145","author":[{"given":"Yujie","family":"Liu","sequence":"first","affiliation":[{"name":"Lehigh University, Bethlehem, PA, USA"}]},{"given":"Stephan","family":"Diestelhorst","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc. and Dresden University of Technology, Dresden, Germany"}]},{"given":"Michael","family":"Spear","sequence":"additional","affiliation":[{"name":"Lehigh University, Bethlehem, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,6,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345232"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810528"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810097"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693466"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379232"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250667"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.18"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation","author":"Boyd-Wickizer Silas","year":"2008","unstructured":"Silas Boyd-Wickizer , Haibo Chen , Rong Chen , Yandong Mao , M. Frans Kaashoek , Robert Morris , Aleksey Pesterev , Lex Stein , Ming Wu , Yue hua Dai , Yang Zhang , and Zheng Zhang . Corey : An operating system for many cores . In Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation , San Diego, Calif. , December 2008 . Silas Boyd-Wickizer, Haibo Chen, Rong Chen, Yandong Mao, M. Frans Kaashoek, Robert Morris, Aleksey Pesterev, Lex Stein, Ming Wu, Yue hua Dai, Yang Zhang, and Zheng Zhang. Corey: An operating system for many cores. In Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation, San Diego, Calif., December 2008."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the 9th USENIX Symposium on Operating Systems Design and Implementation","author":"Boyd-Wickizer Silas","year":"2010","unstructured":"Silas Boyd-Wickizer , Austin Clements , Yandong Mao , Aleksey Pesterev , M. Frans Kaashoek , Robert Morris , and Nickolai Zeldovich . An Analysis of Linux Scalability to Many Cores . In Proceedings of the 9th USENIX Symposium on Operating Systems Design and Implementation , Vancouver, B.C., Canada , October 2010 . Silas Boyd-Wickizer, Austin Clements, Yandong Mao, Aleksey Pesterev, M. Frans Kaashoek, Robert Morris, and Nickolai Zeldovich. An Analysis of Linux Scalability to Many Cores. In Proceedings of the 9th USENIX Symposium on Operating Systems Design and Implementation, Vancouver, B.C., Canada, October 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.34"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755918"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.40"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810537"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1217935.1217953"},{"key":"e_1_3_2_1_20_1","volume-title":"Carouge and Michael Spear. A Scalable Lock-Free Universal Construction with Best Effort Transactional Hardware. In Proceedings of the 24th International Symposium on Distributed Computing","author":"Francois","year":"2010","unstructured":"Francois Carouge and Michael Spear. A Scalable Lock-Free Universal Construction with Best Effort Transactional Hardware. In Proceedings of the 24th International Symposium on Distributed Computing , Cambridge, Mass. , September 2010 . Francois Carouge and Michael Spear. A Scalable Lock-Free Universal Construction with Best Effort Transactional Hardware. In Proceedings of the 24th International Symposium on Distributed Computing, Cambridge, Mass., September 2010."},{"key":"e_1_3_2_1_21_1","unstructured":"Keir Fraser. Practical Lock-Freedom. PhD thesis King's College University of Cambridge September 2003.  Keir Fraser. Practical Lock-Freedom. PhD thesis King's College University of Cambridge September 2003."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345233"},{"key":"e_1_3_2_1_23_1","volume-title":"Kunle Olukotun. Transactional Memory Coherence and Consistency. In Proceedings of the 31st International Symposium on Computer Architecture","author":"Hammond Lance","year":"2004","unstructured":"Lance Hammond , Vicky Wong , Mike Chen , Brian D. Carlstrom , John D. Davis , Ben Hertzberg , Manohar K. Prabju , Honggo Wijaya , Christos Kozyrakis , and Kunle Olukotun. Transactional Memory Coherence and Consistency. In Proceedings of the 31st International Symposium on Computer Architecture , Munich, Germany , June 2004 . Lance Hammond, Vicky Wong, Mike Chen, Brian D. Carlstrom, John D. Davis, Ben Hertzberg, Manohar K. Prabju, Honggo Wijaya, Christos Kozyrakis, and Kunle Olukotun. Transactional Memory Coherence and Consistency. In Proceedings of the 31st International Symposium on Computer Architecture, Munich, Germany, June 2004."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume-title":"Transactional Memory","author":"Harris Tim","year":"2010","unstructured":"Tim Harris , James Larus , and Ravi Rajwar . Transactional Memory , 2 nd edition. Synthesis Lectures on Computer Architecture. Morgan & Claypool , 2010 . Tim Harris, James Larus, and Ravi Rajwar. Transactional Memory, 2nd edition. Synthesis Lectures on Computer Architecture. Morgan & Claypool, 2010.","edition":"2"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810540"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133956.1133967"},{"key":"e_1_3_2_1_27_1","volume-title":"February","author":"Intel Corp.","year":"2012","unstructured":"Intel Corp. Intel Architecture Instruction Set Extensions Programming Reference, 319433-012a edition , February 2012 . Intel Corp. Intel Architecture Instruction Set Extensions Programming Reference, 319433-012a edition, February 2012."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941577"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941578"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378588"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996848"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250673"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168902"},{"key":"e_1_3_2_1_35_1","volume-title":"Moss and Antony L. Hosking. Nested Transactional Memory: Model and Preliminary Architecture Sketches. In Proceedings of the Workshop on Synchronization and Concurrency in Object-Oriented Languages","author":"Eliot","year":"2005","unstructured":"Eliot Moss and Antony L. Hosking. Nested Transactional Memory: Model and Preliminary Architecture Sketches. In Proceedings of the Workshop on Synchronization and Concurrency in Object-Oriented Languages , San Diego, Calif. , October 2005 . Eliot Moss and Antony L. Hosking. Nested Transactional Memory: Model and Preliminary Architecture Sketches. In Proceedings of the Workshop on Synchronization and Concurrency in Object-Oriented Languages, San Diego, Calif., October 2005."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229442"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the 4th ACM SIGPLAN Workshop on Transactional Computing, Raleigh, N.C.","author":"Ramadan Hany","year":"2009","unstructured":"Hany Ramadan and Emmett Witchel . The Xfork in the Road to Coordinated Sibling Transactions . In Proceedings of the 4th ACM SIGPLAN Workshop on Transactional Computing, Raleigh, N.C. , February 2009 . Hany Ramadan and Emmett Witchel. The Xfork in the Road to Coordinated Sibling Transactions. In Proceedings of the 4th ACM SIGPLAN Workshop on Transactional Computing, Raleigh, N.C., February 2009."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989501"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123001"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.30"},{"key":"e_1_3_2_1_42_1","volume-title":"Yan Solihin. MMT: Exploiting Fine-Grained Parallelism in Dynamic Memory Management. In Proceedings of the 24th International Parallel and Distributed Processing Symposium, Atlanta, Ga.","author":"Tiwari Devesh","year":"2010","unstructured":"Devesh Tiwari , Sanghoon Lee , James Tuck , and Yan Solihin. MMT: Exploiting Fine-Grained Parallelism in Dynamic Memory Management. In Proceedings of the 24th International Parallel and Distributed Processing Symposium, Atlanta, Ga. , April 2010 . Devesh Tiwari, Sanghoon Lee, James Tuck, and Yan Solihin. MMT: Exploiting Fine-Grained Parallelism in Dynamic Memory Management. In Proceedings of the 24th International Parallel and Distributed Processing Symposium, Atlanta, Ga., April 2010."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03013-0_7"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1094811.1094845"},{"key":"e_1_3_2_1_45_1","volume-title":"Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing","author":"Zilles Craig","year":"2006","unstructured":"Craig Zilles and Lee Baugh . Extending Hardware Transactional Memory to Support Non-Busy Waiting and Non-Transactional Actions . In Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing , Ottawa, Ont., Canada , June 2006 . Craig Zilles and Lee Baugh. Extending Hardware Transactional Memory to Support Non-Busy Waiting and Non-Transactional Actions. In Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, Ottawa, Ont., Canada, June 2006."}],"event":{"name":"SPAA '12: 24th ACM Symposium on Parallelism in Algorithms and Architectures","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Pittsburgh Pennsylvania USA","acronym":"SPAA '12"},"container-title":["Proceedings of the twenty-fourth annual ACM symposium on Parallelism in algorithms and architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2312005.2312014","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2312005.2312014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:48Z","timestamp":1750236528000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2312005.2312014"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,25]]},"references-count":45,"alternative-id":["10.1145\/2312005.2312014","10.1145\/2312005"],"URL":"https:\/\/doi.org\/10.1145\/2312005.2312014","relation":{},"subject":[],"published":{"date-parts":[[2012,6,25]]},"assertion":[{"value":"2012-06-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}