{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T04:35:57Z","timestamp":1769920557046,"version":"3.49.0"},"reference-count":25,"publisher":"Association for Computing Machinery (ACM)","issue":"S2","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2012,8]]},"abstract":"<jats:p>Computational load of motion estimation in advanced video coding (AVC) standard is significantly high and even worse for HDTV and super-resolution sequences. In this article, a video processing algorithm is dynamically mapped onto a new parallel reconfigurable computing (PRC) architecture which consists of multiple dynamic reconfigurable computing (DRC) units. First, we construct a directed acyclic graph (DAG) to represent video coding algorithms in which motion estimation is the focus. A novel parallel partition approach is then proposed to map motion estimation DAG onto the multiple DRC units in a PRC system. This partitioning algorithm is capable of design optimization of parallel processing reconfigurable systems for a given number of processing elements in different search ranges. This speeds up the video processing with minimum sacrifice.<\/jats:p>","DOI":"10.1145\/2331147.2331149","type":"journal-article","created":{"date-parts":[[2012,9,11]],"date-time":"2012-09-11T22:21:06Z","timestamp":1347402066000},"page":"1-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":67,"title":["Parallel Reconfigurable Computing-Based Mapping Algorithm for Motion Estimation in Advanced Video Coding"],"prefix":"10.1145","volume":"11","author":[{"given":"Anand","family":"Paul","sequence":"first","affiliation":[{"name":"National Cheng Kung University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Chuan","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jhing-Fa","family":"Wang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jar-Ferr","family":"Yang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,8]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the 13th VCEG Meeting.","author":"Bjontegarrd G.","year":"2001"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201904)","author":"Chen L. F."},{"key":"e_1_2_1_3_1","first-page":"251","article-title":"High-Performance physical simulations on next-generation architecture with many cores","volume":"1","author":"Chen Y.-K.","year":"2007","journal-title":"Intel. Techn. J."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.4.1015"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference. 364--365","author":"Fujii T."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909806"},{"key":"e_1_2_1_7_1","unstructured":"Joint Video Team of ISO\/IEC. 2012. H.264\/14496-10 AVC Reference Software Manual. www.scribd.com\/doc\/48732371\/JM-Reference-Software-Manual-JVT-AE010. Joint Video Team of ISO\/IEC . 2012. H.264\/14496-10 AVC Reference Software Manual. www.scribd.com\/doc\/48732371\/JM-Reference-Software-Manual-JVT-AE010."},{"key":"e_1_2_1_8_1","unstructured":"Kiefer K. 2007. Motion estimation with Intel streaming simd extensions 4 (Intel sse4). Intel Software Solutions Group. Kiefer K . 2007. Motion estimation with Intel streaming simd extensions 4 (Intel sse4). Intel Software Solutions Group."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1068504.1068754"},{"key":"e_1_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Kuhn P. 1999. Algorithm Complexity Analysis and VLSI Architecture for MPEG-4 Motion Estimation. Kluwer. Kuhn P . 1999. Algorithm Complexity Analysis and VLSI Architecture for MPEG-4 Motion Estimation. Kluwer.","DOI":"10.1007\/978-1-4757-4474-3"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3336"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.64"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00050-3"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2005.03.002"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the Symposium on VLSI Circuits. 55--56","author":"Motomura M."},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 63--66","author":"Schmit H."},{"key":"e_1_2_1_17_1","unstructured":"Schmit H. 2007. Programmable pipeline fabric utilizing partially global configuration buses. US Patent 7263602 Carnegie Mellon University. Schmit H . 2007. Programmable pipeline fabric utilizing partially global configuration buses. US Patent 7263602 Carnegie Mellon University."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337583"},{"key":"e_1_2_1_19_1","unstructured":"Stallings W. 2003. Computer Organization and Architecture: Designing for Performance. Pearson Education. Stallings W . 2003. Computer Organization and Architecture: Designing for Performance . Pearson Education."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022758"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2007.905532"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952745"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630135"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the 45th Midwest Symposium on Circuits and Systems (MWSCAS\u201902)","author":"Yoshizawa S."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2002.1003474"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2331147.2331149","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2331147.2331149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:12Z","timestamp":1750236552000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2331147.2331149"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":25,"journal-issue":{"issue":"S2","published-print":{"date-parts":[[2012,8]]}},"alternative-id":["10.1145\/2331147.2331149"],"URL":"https:\/\/doi.org\/10.1145\/2331147.2331149","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]},"assertion":[{"value":"2009-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-08-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}