{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:39:32Z","timestamp":1761647972187,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,30]],"date-time":"2012-07-30T00:00:00Z","timestamp":1343606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,30]]},"DOI":"10.1145\/2333660.2333684","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:43:14Z","timestamp":1343742194000},"page":"91-96","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["An adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8T SRAMs"],"prefix":"10.1145","author":[{"given":"Daeyeon","family":"Kim","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI & Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikas","family":"Chandra","sequence":"additional","affiliation":[{"name":"ARM Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Aitken","sequence":"additional","affiliation":[{"name":"ARM Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,7,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016841"},{"key":"e_1_3_2_1_2_1","first-page":"128","article-title":"Stable SRAM cell design for the 32nm down and beyond","author":"Chang L.","year":"2005","unstructured":"L. Chang , \" Stable SRAM cell design for the 32nm down and beyond ,\" IEEE Symposium on VLSI Circuits (VLSI Circuits) , pp. 128 -- 129 , June 2005 . L. Chang et al., \"Stable SRAM cell design for the 32nm down and beyond,\" IEEE Symposium on VLSI Circuits (VLSI Circuits), pp. 128--129, June 2005.","journal-title":"IEEE Symposium on VLSI Circuits (VLSI Circuits)"},{"key":"e_1_3_2_1_3_1","first-page":"250","article-title":"6.6+ GHz Low Vmin, read and half select disturb-free 1.2 Mb SRAM","author":"Joshi R.","year":"2007","unstructured":"R. Joshi , \" 6.6+ GHz Low Vmin, read and half select disturb-free 1.2 Mb SRAM ,\" IEEE Symposium on VLSI Circuits (VLSI Circuits) , pp. 250 -- 251 , June 2007 . R. Joshi et al., \"6.6+ GHz Low Vmin, read and half select disturb-free 1.2 Mb SRAM,\" IEEE Symposium on VLSI Circuits (VLSI Circuits), pp. 250--251, June 2007.","journal-title":"IEEE Symposium on VLSI Circuits (VLSI Circuits)"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014205"},{"key":"e_1_3_2_1_5_1","first-page":"35","volume-title":"IEEE Symposium on VLSI Circuits (VLSI Circuits)","author":"Toh S. O.","year":"2010","unstructured":"S. O. Toh , Z. Guo , B. Nikoli\u0107 , \"Dynamic SRAM Stability Characterization in 45nm CMOS,\" IEEE Symposium on VLSI Circuits (VLSI Circuits) , pp. 35 -- 36 , June 2010 . S. O. Toh, Z. Guo, B. Nikoli\u0107, \"Dynamic SRAM Stability Characterization in 45nm CMOS,\" IEEE Symposium on VLSI Circuits (VLSI Circuits), pp. 35--36, June 2010."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433816"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433815"},{"key":"e_1_3_2_1_8_1","first-page":"260","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC)","author":"Sinangil M.","year":"2011","unstructured":"M. Sinangil , H. Mair , A. Chandrakasan , \" A 28nm High-Density 6T SRAM wth Optimized Peripheral-Assst Circuits for Operation Down to 0.6V,\" IEEE International Solid-State Circuits Conference (ISSCC) , pp. 260 -- 261 , Feb. 2011 . M. Sinangil, H. Mair, A. Chandrakasan, \"A 28nm High-Density 6T SRAM wth Optimized Peripheral-Assst Circuits for Operation Down to 0.6V,\" IEEE International Solid-State Circuits Conference (ISSCC), pp. 260--261, Feb. 2011."}],"event":{"name":"ISLPED'12: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Redondo Beach California USA","acronym":"ISLPED'12"},"container-title":["Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333684","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2333660.2333684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:06Z","timestamp":1750238466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333684"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,30]]},"references-count":8,"alternative-id":["10.1145\/2333660.2333684","10.1145\/2333660"],"URL":"https:\/\/doi.org\/10.1145\/2333660.2333684","relation":{},"subject":[],"published":{"date-parts":[[2012,7,30]]},"assertion":[{"value":"2012-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}