{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:20:41Z","timestamp":1774365641502,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,30]],"date-time":"2012-07-30T00:00:00Z","timestamp":1343606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,30]]},"DOI":"10.1145\/2333660.2333694","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:43:14Z","timestamp":1343742194000},"page":"129-134","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Static low power verification at transistor level for SoC design"],"prefix":"10.1145","author":[{"given":"J\u00e9r\u00f4me","family":"Lescot","sequence":"first","affiliation":[{"name":"STERICSSON, Grenoble, France"}]},{"given":"Vincent","family":"Bligny","sequence":"additional","affiliation":[{"name":"STERICSSON, Grenoble, France"}]},{"given":"Dina","family":"Medhat","sequence":"additional","affiliation":[{"name":"MENTOR GRAPHICS, Cairo, Egypt"}]},{"given":"Didier","family":"Chollat-Namy","sequence":"additional","affiliation":[{"name":"STERICSSON, Grenoble, France"}]},{"given":"Ziyang","family":"Lu","sequence":"additional","affiliation":[{"name":"MENTOR GRAPHICS, Wilsonville, OR, USA"}]},{"given":"Sophie","family":"Billy","sequence":"additional","affiliation":[{"name":"MENTOR GRAPHICS, Paris, France"}]},{"given":"Mark","family":"Hofmann","sequence":"additional","affiliation":[{"name":"MENTOR GRAPHICS, Wilsonville, OR, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,7,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Low Power Methodology Manual for Systems on Chip Design","author":"Keating M.","year":"2007","unstructured":"Keating , M. , Flynn , D. , Aitken R. , Gibsons , A. and Shi K. , Low Power Methodology Manual for Systems on Chip Design . Springer Publications , (New York, 2007 ). Keating, M., Flynn, D., Aitken R., Gibsons, A. and Shi K., Low Power Methodology Manual for Systems on Chip Design. Springer Publications, (New York, 2007)."},{"key":"e_1_3_2_1_2_1","volume-title":"SNUG (France","author":"Saint-Preux F., MVRC","year":"2010","unstructured":"Saint-Preux F., MVRC Usage on a Complex Design from the RTL to the Low Power Signoff , SNUG (France , 2010 ). Saint-Preux F., MVRC Usage on a Complex Design from the RTL to the Low Power Signoff, SNUG (France, 2010)."},{"key":"e_1_3_2_1_3_1","volume-title":"White paper","author":"Dewangan R.","year":"2010","unstructured":"Dewangan , R. , Varadarajan , R. , Kumar Gupta , J. , Mohindru , N. , Soman , S. , White paper , Atrenta Inc. SoC Physical Closure Begins at RTL , ( 2010 ). Dewangan, R., Varadarajan, R., Kumar Gupta, J., Mohindru, N., Soman, S., White paper, Atrenta Inc. SoC Physical Closure Begins at RTL, (2010)."},{"key":"e_1_3_2_1_4_1","unstructured":"IEEE Standard for Design and Verification of Low Power Integrated Circuits (March 27 2009).  IEEE Standard for Design and Verification of Low Power Integrated Circuits (March 27 2009)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847517"},{"key":"e_1_3_2_1_6_1","first-page":"1","volume":"6","author":"Meijer M.","year":"2011","unstructured":"Meijer , M. , Pineda de Gyvez , J. and Kapoor , A. , Ultra-Low-Power Digital Design with Body Biasing for Low Area and Performance-Efficient Operation , Journal of Low Power Electronics , vol. 6 , ( 2011 ), 1 -- 12 . Meijer, M., Pineda de Gyvez, J. and Kapoor, A., Ultra-Low-Power Digital Design with Body Biasing for Low Area and Performance-Efficient Operation, Journal of Low Power Electronics, vol. 6, (2011), 1--12.","journal-title":"Journal of Low Power Electronics"},{"key":"e_1_3_2_1_7_1","volume-title":"Electronic Products, (Nov.","author":"Hackney","year":"2010","unstructured":"G. Hackney , The Future of IC Design Verification , Electronic Products, (Nov. 2010 ). G. Hackney, The Future of IC Design Verification, Electronic Products, (Nov. 2010)."},{"key":"e_1_3_2_1_8_1","volume-title":"32nd Electrical Overstress \/ Electrostatic Discharge Symposium (EOS\/ESD), (Oct.","author":"Lu Z.","year":"2010","unstructured":"Lu , Z. , Bell , D. A. , Hierarchical Verification of Chip-Level ESD Design Rules , 32nd Electrical Overstress \/ Electrostatic Discharge Symposium (EOS\/ESD), (Oct. 2010 ). Lu, Z., Bell, D. A., Hierarchical Verification of Chip-Level ESD Design Rules, 32nd Electrical Overstress \/ Electrostatic Discharge Symposium (EOS\/ESD), (Oct. 2010)."},{"key":"e_1_3_2_1_9_1","volume-title":"EDA Designline\/EE Times, (Dec.","author":"Medhat D.","year":"2009","unstructured":"Medhat , D. , Easier Cross-Domain Signal Protection for Mixed-Signal SOCs , EDA Designline\/EE Times, (Dec. 2009 ). Medhat, D., Easier Cross-Domain Signal Protection for Mixed-Signal SOCs, EDA Designline\/EE Times, (Dec. 2009)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.259949"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164556"},{"key":"e_1_3_2_1_12_1","volume-title":"Computer Systems Laboratory, Electrical Engineering Department","author":"Chanak T.S.","unstructured":"Chanak , T.S. , Netlist processing for custom VLSI via pattern matching , Computer Systems Laboratory, Electrical Engineering Department , Stanford University , Stanford, CA 94305. Chanak, T.S., Netlist processing for custom VLSI via pattern matching, Computer Systems Laboratory, Electrical Engineering Department, Stanford University, Stanford, CA 94305."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.2002492"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.103"}],"event":{"name":"ISLPED'12: International Symposium on Low Power Electronics and Design","location":"Redondo Beach California USA","acronym":"ISLPED'12","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333694","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2333660.2333694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:06Z","timestamp":1750238466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333694"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,30]]},"references-count":14,"alternative-id":["10.1145\/2333660.2333694","10.1145\/2333660"],"URL":"https:\/\/doi.org\/10.1145\/2333660.2333694","relation":{},"subject":[],"published":{"date-parts":[[2012,7,30]]},"assertion":[{"value":"2012-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}