{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:11Z","timestamp":1750307051304,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,30]],"date-time":"2012-07-30T00:00:00Z","timestamp":1343606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,30]]},"DOI":"10.1145\/2333660.2333700","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:43:14Z","timestamp":1343742194000},"page":"149-154","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Register file write data gating techniques and break-even analysis model"],"prefix":"10.1145","author":[{"given":"Eric","family":"Donkoh","sequence":"first","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Teck Siong","family":"Ong","sequence":"additional","affiliation":[{"name":"Intel Corporation, Penang, Malaysia"}]},{"given":"Yan Nee","family":"Too","sequence":"additional","affiliation":[{"name":"Intel Corporation, Penang, Malaysia"}]},{"given":"Patrick","family":"Chiang","sequence":"additional","affiliation":[{"name":"Oregon State University, Corvallis, OR, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,7,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Solid-State Circuits Conf. (ISSCC)","author":"Kurd N. A.","year":"2010","unstructured":"N. A. Kurd : A family of 32 nm IA processors,\" IEEE Int . Solid-State Circuits Conf. (ISSCC) , San Francisco, CA , Feb. 2010 . N. A. Kurd et al., \"Westmere: A family of 32 nm IA processors,\" IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, Feb. 2010."},{"key":"e_1_3_2_1_2_1","first-page":"58","volume-title":"ISSCC'09 Digest of Technical Papers","author":"Kumar R.","year":"2009","unstructured":"R. Kumar A family of 45nm IA processors,\" ISSCC'09 Digest of Technical Papers , pp. 58 -- 59 , Feb. 2009 . R. Kumar et al., \"A family of 45nm IA processors,\" ISSCC'09 Digest of Technical Papers, pp. 58--59, Feb. 2009."},{"volume-title":"Apr","year":"2008","key":"e_1_3_2_1_3_1","unstructured":"Chang , L et al., \"An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches\" IEEE Journal Solid-State Circuits , Apr 2008 . Chang, L et al., \"An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches\" IEEE Journal Solid-State Circuits, Apr 2008."},{"key":"e_1_3_2_1_4_1","first-page":"421","volume-title":"Dig.","author":"Borkar S.","year":"2004","unstructured":"S. Borkar , \"Circuit techniques for subthreshold leakage, avoidance, control, and tolerance,\" IEDM Tech . Dig. , pp. 421 -- 424 , Dec , 2004 . S. Borkar, \"Circuit techniques for subthreshold leakage, avoidance, control, and tolerance,\" IEDM Tech. Dig., pp. 421--424, Dec, 2004."},{"key":"e_1_3_2_1_5_1","first-page":"104","volume":"14","author":"Anshumali K.","unstructured":"K. Anshumali Intel Technology Journal , vol. 14 , pp. 104 -- 127 . K. Anshumali et al. \" Circuit And Process Innovations to Enable High-Performance and Are Efficiency on the Nehalem and Westmere Family of Intel processors\" Intel Technology Journal, vol. 14, pp. 104--127.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383144"},{"key":"e_1_3_2_1_7_1","volume-title":"90% Write Power-Saving SRAM Using Sense-Amplifying Memory Cell","author":"Kanda K.","year":"2004","unstructured":"K. Kanda \" 90% Write Power-Saving SRAM Using Sense-Amplifying Memory Cell \", IEEE Journal Solid-State Circuits , Jun 2004 . K. Kanda et al. \"90% Write Power-Saving SRAM Using Sense-Amplifying Memory Cell\", IEEE Journal Solid-State Circuits, Jun 2004."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383132"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2005.21"}],"event":{"name":"ISLPED'12: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Redondo Beach California USA","acronym":"ISLPED'12"},"container-title":["Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333700","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2333660.2333700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:06Z","timestamp":1750238466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333700"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,30]]},"references-count":9,"alternative-id":["10.1145\/2333660.2333700","10.1145\/2333660"],"URL":"https:\/\/doi.org\/10.1145\/2333660.2333700","relation":{},"subject":[],"published":{"date-parts":[[2012,7,30]]},"assertion":[{"value":"2012-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}