{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:11Z","timestamp":1750307051484,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,30]],"date-time":"2012-07-30T00:00:00Z","timestamp":1343606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,30]]},"DOI":"10.1145\/2333660.2333705","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:43:14Z","timestamp":1343742194000},"page":"173-178","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Improving energy efficiency of write-asymmetric memories by log style write"],"prefix":"10.1145","author":[{"given":"Guangyu","family":"Sun","sequence":"first","affiliation":[{"name":"Peking University, Beijing, China"}]},{"given":"Yaojun","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,7,30]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"163","volume-title":"Vertical double gate Z-RAM technology with remarkable low voltage operation for DRAM application","author":"Kim J.","year":"2010","unstructured":"J. Kim , S. Chung , T. Jang , and Vertical double gate Z-RAM technology with remarkable low voltage operation for DRAM application . pages 163 -- 164 , 2010 . J. Kim, S. Chung, T. Jang, and et al. Vertical double gate Z-RAM technology with remarkable low voltage operation for DRAM application. pages 163--164, 2010."},{"key":"e_1_3_2_1_2_1","unstructured":"H. Labs. In http:\/\/www.hpl.hp.com\/research\/cacti\/.  H. Labs. In http:\/\/www.hpl.hp.com\/research\/cacti\/."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_4_1","first-page":"12.3.1","volume-title":"IEDM","author":"Lu Z.","year":"2010","unstructured":"Z. Lu , N. Collaert , M. Aoulaiche , B. De Wachter , A. De Keersgieter , W. Schwarzenbach, and et al. A novel low-voltage biasing scheme for double gate fbc achieving 5s retention and 1016 endurance at 85c . In IEDM , pages 12.3.1 -- 12.3.4 , dec. 2010 . Z. Lu, N. Collaert, M. Aoulaiche, B. De Wachter, A. De Keersgieter, W. Schwarzenbach, and et al. A novel low-voltage biasing scheme for double gate fbc achieving 5s retention and 1016 endurance at 85c. In IEDM, pages 12.3.1--12.3.4, dec. 2010."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016836"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014895"},{"key":"e_1_3_2_1_9_1","first-page":"239","volume-title":"A novel architecture of the 3d stacked mram l2 cache for cmps","author":"Sun G.","year":"2009","unstructured":"G. Sun , X. Dong , Y. Xie , J. Li , and Y. Chen . A novel architecture of the 3d stacked mram l2 cache for cmps . pages 239 -- 249 , feb. 2009 . G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen. A novel architecture of the 3d stacked mram l2 cache for cmps. pages 239--249, feb. 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2837800"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the DATE","author":"Zhang Y.","year":"2012","unstructured":"Y. Zhang , Y. Li , A. Jones , and Y. Chen . Asymmetry of MTJ Switching and Its Implication to STT-RAM Designs . In Proceedings of the DATE , 2012 . Y. Zhang, Y. Li, A. Jones, and Y. Chen. Asymmetry of MTJ Switching and Its Implication to STT-RAM Designs. In Proceedings of the DATE, 2012."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"}],"event":{"name":"ISLPED'12: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Redondo Beach California USA","acronym":"ISLPED'12"},"container-title":["Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333705","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2333660.2333705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:06Z","timestamp":1750238466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333705"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,30]]},"references-count":14,"alternative-id":["10.1145\/2333660.2333705","10.1145\/2333660"],"URL":"https:\/\/doi.org\/10.1145\/2333660.2333705","relation":{},"subject":[],"published":{"date-parts":[[2012,7,30]]},"assertion":[{"value":"2012-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}