{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,28]],"date-time":"2026-06-28T03:15:01Z","timestamp":1782616501028,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,30]],"date-time":"2012-07-30T00:00:00Z","timestamp":1343606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,30]]},"DOI":"10.1145\/2333660.2333706","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:43:14Z","timestamp":1343742194000},"page":"179-184","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Process variation aware data management for STT-RAM cache design"],"prefix":"10.1145","author":[{"given":"Zhenyu","family":"Sun","sequence":"first","affiliation":[{"name":"Polytechnic Institute of New York University, Brooklyn, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiuyuan","family":"Bi","sequence":"additional","affiliation":[{"name":"Polytechnic Institute of New York University, Brooklyn, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[{"name":"Polytechnic Institute of New York University, Brooklyn, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2012,7,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPC.2007.73"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850895"},{"key":"e_1_3_2_1_3_1","first-page":"1297","article-title":"Adaptive sram design for dynamic voltage scaling vlsi systems","author":"Kirolos S.","year":"2007","unstructured":"S. Kirolos and Y. Massoud , \" Adaptive sram design for dynamic voltage scaling vlsi systems ,\" in Midwest Symp. on Circuits and Systems , 2007 , pp. 1297 -- 1300 . S. Kirolos and Y. Massoud, \"Adaptive sram design for dynamic voltage scaling vlsi systems,\" in Midwest Symp. on Circuits and Systems, 2007, pp. 1297--1300.","journal-title":"Midwest Symp. on Circuits and Systems"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"e_1_3_2_1_5_1","first-page":"239","volume-title":"A novel architecture of the 3D stacked MRAM L2 cache for CMPs,\" in Proc. of 15th HPCA","author":"Sun G.","year":"2009","unstructured":"G. Sun and , \" A novel architecture of the 3D stacked MRAM L2 cache for CMPs,\" in Proc. of 15th HPCA , 2009 , pp. 239 -- 249 . G. Sun and et al., \"A novel architecture of the 3D stacked MRAM L2 cache for CMPs,\" in Proc. of 15th HPCA, 2009, pp. 239--249."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"e_1_3_2_1_9_1","first-page":"50","volume-title":"Relaxing Non-Volatility for Fast and Energy-Efficient STT-RAM Caches","author":"Smullen C.","year":"2011","unstructured":"C. Smullen and , \" Relaxing Non-Volatility for Fast and Energy-Efficient STT-RAM Caches ,\" 2011 , pp. 50 -- 61 . C. Smullen and et al., \"Relaxing Non-Volatility for Fast and Energy-Efficient STT-RAM Caches,\" 2011, pp. 50--61."},{"key":"e_1_3_2_1_10_1","unstructured":"Z. Sun. and etal \"Multi Retention Level STT-RAM Cache Designs with a Dynamic Refresh Scheme \" In press.  Z. Sun. and et al. \"Multi Retention Level STT-RAM Cache Designs with a Dynamic Refresh Scheme \" In press."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_12_1","first-page":"471","article-title":"Stt-ram cell design optimization for persistent and non-persistent error rate reduction: A statistical design view","author":"Zhang Y.","year":"2011","unstructured":"Y. Zhang and ., \" Stt-ram cell design optimization for persistent and non-persistent error rate reduction: A statistical design view ,\" in Proc. of ICCAD , 2011 , pp. 471 -- 477 . Y. Zhang and et al., \"Stt-ram cell design optimization for persistent and non-persistent error rate reduction: A statistical design view,\" in Proc. of ICCAD, 2011, pp. 471--477.","journal-title":"Proc. of ICCAD"},{"key":"e_1_3_2_1_13_1","first-page":"16","article-title":"Path-based statistical timing analysis considering inter-and intra-die correlations","author":"Agarwal A.","year":"2002","unstructured":"A. Agarwal , D. Blaauw , V. Zolotov , S. Sundareswaran , M. Zhao , K. Gala , and R. Panda , \" Path-based statistical timing analysis considering inter-and intra-die correlations ,\" in Proc. TAU , 2002 , pp. 16 -- 21 . A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda, \"Path-based statistical timing analysis considering inter-and intra-die correlations,\" in Proc. TAU, 2002, pp. 16--21.","journal-title":"Proc. TAU"},{"key":"e_1_3_2_1_14_1","first-page":"1","volume-title":"Electron Devices Meeting","author":"Raychowdhury A.","year":"2009","unstructured":"A. Raychowdhury and et al., \"Design space and scalability exploration of 1t-1stt mtj memory arrays in the presence of variability and disturbances,\" in IEEE Int . Electron Devices Meeting , Dec. 2009 , pp. 1 -- 4 . A. Raychowdhury and et al., \"Design space and scalability exploration of 1t-1stt mtj memory arrays in the presence of variability and disturbances,\" in IEEE Int. Electron Devices Meeting, Dec. 2009, pp. 1--4."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.62.570"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382599"},{"key":"e_1_3_2_1_17_1","first-page":"432","article-title":"Variation tolerant sensing scheme of spin-transfer torque memory for yield improvement","author":"Sun Z.","year":"2010","unstructured":"Z. Sun and ., \" Variation tolerant sensing scheme of spin-transfer torque memory for yield improvement ,\" in Proc. of the ICCAD , 2010 , pp. 432 -- 437 . Z. Sun and et al., \"Variation tolerant sensing scheme of spin-transfer torque memory for yield improvement,\" in Proc. of the ICCAD, 2010, pp. 432--437.","journal-title":"Proc. of the ICCAD"},{"key":"e_1_3_2_1_18_1","unstructured":"CACTI. \"http:\/\/www.hpl.hp.com\/research\/cacti\/.\"  CACTI. \"http:\/\/www.hpl.hp.com\/research\/cacti\/.\""},{"key":"e_1_3_2_1_19_1","unstructured":"\"Wind River Simics \" http:\/\/www.windriver.com\/products\/simics\/.  \"Wind River Simics \" http:\/\/www.windriver.com\/products\/simics\/."},{"key":"e_1_3_2_1_20_1","unstructured":"Parsec. \"http:\/\/parsec.cs.princeton.edu\/index.htm.\"  Parsec. \"http:\/\/parsec.cs.princeton.edu\/index.htm.\""}],"event":{"name":"ISLPED'12: International Symposium on Low Power Electronics and Design","location":"Redondo Beach California USA","acronym":"ISLPED'12","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333706","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2333660.2333706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:06Z","timestamp":1750238466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333706"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,30]]},"references-count":20,"alternative-id":["10.1145\/2333660.2333706","10.1145\/2333660"],"URL":"https:\/\/doi.org\/10.1145\/2333660.2333706","relation":{},"subject":[],"published":{"date-parts":[[2012,7,30]]},"assertion":[{"value":"2012-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}