{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:39:42Z","timestamp":1761647982759,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,30]],"date-time":"2012-07-30T00:00:00Z","timestamp":1343606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,30]]},"DOI":"10.1145\/2333660.2333717","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:43:14Z","timestamp":1343742194000},"page":"237-242","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Static and dynamic co-optimizations for blocks mapping in hybrid caches"],"prefix":"10.1145","author":[{"given":"Yu-Ting","family":"Chen","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Huang","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyue","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raghu","family":"Prabhakar","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,7,30]]},"reference":[{"volume-title":"http:\/\/www.itrs.net\/: Semiconductor Industries Association","year":"2011","key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/: Semiconductor Industries Association , 2011 . International Technology Roadmap for Semiconductors. http:\/\/www.itrs.net\/: Semiconductor Industries Association, 2011."},{"key":"e_1_3_2_1_2_1","first-page":"239","article-title":"A novel architecture of the 3D stacked MRAM L2 cache for CMPs","author":"Sun G.","year":"2009","unstructured":"G. Sun , X. Dong , Y. Xie , J. Li , and Y. Chen , \" A novel architecture of the 3D stacked MRAM L2 cache for CMPs ,\" In HPCA , 2009 , pp. 239 -- 249 . G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, \"A novel architecture of the 3D stacked MRAM L2 cache for CMPs,\" In HPCA, 2009, pp. 239--249.","journal-title":"HPCA"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_3_2_1_4_1","first-page":"79","article-title":"High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement","author":"Jadidi A.","year":"2011","unstructured":"A. Jadidi , M. Arjomand , and H. Sarbazi-Azad , \" High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement ,\" In ISPLED , 2011 , pp. 79 -- 84 . A. Jadidi, M. Arjomand, and H. Sarbazi-Azad, \"High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement,\" In ISPLED, 2011, pp. 79--84.","journal-title":"ISPLED"},{"key":"e_1_3_2_1_5_1","first-page":"73","article-title":"Processor caches built using multi-level spin-transfer torque RAM cells","author":"Chen Y.","year":"2011","unstructured":"Y. Chen , W. Wong , H. Li , and C. Koh , \" Processor caches built using multi-level spin-transfer torque RAM cells ,\" In ISLPED , 2011 , pp. 73 -- 78 . Y. Chen, W. Wong, H. Li, and C. Koh, \"Processor caches built using multi-level spin-transfer torque RAM cells,\" In ISLPED, 2011, pp. 73--78.","journal-title":"ISLPED"},{"key":"e_1_3_2_1_6_1","first-page":"31","article-title":"STT-RAM based energy-efficient hybrid cache for CMPs","author":"Li J.","year":"2011","unstructured":"J. Li , C. J. Xue , Y. Xu , \" STT-RAM based energy-efficient hybrid cache for CMPs ,\" In VLSI-SoC , 2011 , pp. 31 -- 36 . J. Li, C. J. Xue, Y. Xu, \"STT-RAM based energy-efficient hybrid cache for CMPs,\" In VLSI-SoC, 2011, pp. 31--36.","journal-title":"VLSI-SoC"},{"key":"e_1_3_2_1_7_1","volume-title":"Dynamically Reconfigurable Hybrid Cache: An Energy-Efficient Last-Level Cache Design,\" In DATE","author":"Chen Y.","year":"2012","unstructured":"Y. Chen , J. Cong , H. Huang , B. Liu , C. Liu , M. Potkonjak , and G. Reinman , \" Dynamically Reconfigurable Hybrid Cache: An Energy-Efficient Last-Level Cache Design,\" In DATE , 2012 . Y. Chen, J. Cong, H. Huang, B. Liu, C. Liu, M. Potkonjak, and G. Reinman, \"Dynamically Reconfigurable Hybrid Cache: An Energy-Efficient Last-Level Cache Design,\" In DATE, 2012."},{"key":"e_1_3_2_1_8_1","volume-title":"Platform Characterization for Domain-Specific Computing,\" In ASPDAC","author":"Bui A.","year":"2012","unstructured":"A. Bui , K.Cheng, J. Cong , L. Vese , Y. Wang , B. Yuan , and Y. Zou , \" Platform Characterization for Domain-Specific Computing,\" In ASPDAC , 2012 . A. Bui, K.Cheng, J. Cong, L. Vese, Y. Wang, B. Yuan, and Y. Zou, \"Platform Characterization for Domain-Specific Computing,\" In ASPDAC, 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837363"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024819"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024937"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566444"},{"key":"e_1_3_2_1_14_1","first-page":"67","article-title":"An energy-efficient adaptive hybrid cache","author":"Cong J.","year":"2011","unstructured":"J. Cong , K. Gururaj , H. Huang , C. Liu , G. Reinman , Y. Zou , \" An energy-efficient adaptive hybrid cache ,\" In ISLPED , 2011 , pp. 67 -- 72 . J. Cong, K. Gururaj, H. Huang, C. Liu, G. Reinman, Y. Zou, \"An energy-efficient adaptive hybrid cache,\" In ISLPED, 2011, pp. 67--72.","journal-title":"ISLPED"},{"key":"e_1_3_2_1_15_1","unstructured":"LLVM compiler. http:\/\/llvm.org\/  LLVM compiler. http:\/\/llvm.org\/"},{"key":"e_1_3_2_1_16_1","unstructured":"Omega library. http:\/\/www.cs.umd.edu\/projects\/omega\/  Omega library. http:\/\/www.cs.umd.edu\/projects\/omega\/"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_19_1","unstructured":"HP Cacti http:\/\/quid.hpl.hp.com:9081\/cacti\/  HP Cacti http:\/\/quid.hpl.hp.com:9081\/cacti\/"},{"key":"e_1_3_2_1_20_1","volume-title":"Design implication of Memristor-Based RRAM Cross-Point Structures,\" In DATE","author":"Xu C.","year":"2011","unstructured":"C. Xu , X. Dong , N.P. Jouppi , and Y. Xie , \" Design implication of Memristor-Based RRAM Cross-Point Structures,\" In DATE , 2011 C. Xu, X. Dong, N.P. Jouppi, and Y. Xie, \"Design implication of Memristor-Based RRAM Cross-Point Structures,\" In DATE, 2011"},{"key":"e_1_3_2_1_21_1","volume-title":"CPU2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU2006 , http:\/\/www.spec.org\/cpu 2006 \/ SPEC CPU2006, http:\/\/www.spec.org\/cpu2006\/"}],"event":{"name":"ISLPED'12: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Redondo Beach California USA","acronym":"ISLPED'12"},"container-title":["Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333717","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2333660.2333717","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:06Z","timestamp":1750238466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333717"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,30]]},"references-count":21,"alternative-id":["10.1145\/2333660.2333717","10.1145\/2333660"],"URL":"https:\/\/doi.org\/10.1145\/2333660.2333717","relation":{},"subject":[],"published":{"date-parts":[[2012,7,30]]},"assertion":[{"value":"2012-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}