{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:28Z","timestamp":1763468068950,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,30]],"date-time":"2012-07-30T00:00:00Z","timestamp":1343606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,30]]},"DOI":"10.1145\/2333660.2333727","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:43:14Z","timestamp":1343742194000},"page":"297-302","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":45,"title":["MultiScale"],"prefix":"10.1145","author":[{"given":"Qingyuan","family":"Deng","sequence":"first","affiliation":[{"name":"Rutgers University, Piscataway, NJ, USA"}]},{"given":"David","family":"Meisner","sequence":"additional","affiliation":[{"name":"Facebook Inc., Palo Alto, CA, USA"}]},{"given":"Abhishek","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"Rutgers University, Piscataway, NJ, USA"}]},{"given":"Thomas F.","family":"Wenisch","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Ricardo","family":"Bianchini","sequence":"additional","affiliation":[{"name":"Rutgers University, Piscataway, NJ, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,7,30]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/1555754.1555810"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/L-CA.2008.13"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1854273.1854314"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.5555\/1643608"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/MM.2006.82"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/1880018.1880019"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/MM.2010.43"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/1998582.1998590"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/12.966492"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1950365.1950392"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/1250662.1250699"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/383082.383118"},{"unstructured":"P. Greenhalgh. big.LITTLE Processing with the Cortex-A15 and Cortex-A7 Processors 2011.  P. Greenhalgh. big.LITTLE Processing with the Cortex-A15 and Cortex-A7 Processors 2011.","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/1077603.1077696"},{"volume-title":"Intel Xeon processor 5600 Series","year":"2010","unstructured":"Intel. Intel Xeon processor 5600 Series , 2010 . Intel. Intel Xeon processor 5600 Series, 2010.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","volume-title":"DDR3 SDRAM Standard","author":"JEDEC.","year":"2009","unstructured":"JEDEC. DDR3 SDRAM Standard , 2009 . JEDEC. DDR3 SDRAM Standard, 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/378993.379007"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/MC.2003.1250880"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/1024393.1024425"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/1555754.1555789"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/2000064.2000103"},{"volume-title":"1Gb: x4, x8, x16 DDR3 SDRAM","year":"2006","unstructured":"Micron. 1Gb: x4, x8, x16 DDR3 SDRAM , 2006 . Micron. 1Gb: x4, x8, x16 DDR3 SDRAM, 2006.","key":"e_1_3_2_1_23_1"},{"volume-title":"July","year":"2007","unstructured":"Micron. Calculating Memory System Power for DDR3 , July 2007 . Micron. Calculating Memory System Power for DDR3, July 2007.","key":"e_1_3_2_1_24_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/2155620.2155664"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1109\/HPCA.2006.1598120"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1145\/781027.781076"},{"key":"e_1_3_2_1_28_1","volume-title":"ISSCC","author":"Sawant S.","year":"2011","unstructured":"S. Sawant , U. Desai , G. Shamanna , L. Sharma , M. Ranade , A. Agarwal , S. Dakshinamurthy , and R. Narayanan . A 32nm Westmere-EX Xeon Enterprise Processor . In ISSCC , 2011 . S. Sawant, U. Desai, G. Shamanna, L. Sharma, M. Ranade, A. Agarwal, S. Dakshinamurthy, and R. Narayanan. A 32nm Westmere-EX Xeon Enterprise Processor. In ISSCC, 2011."},{"key":"e_1_3_2_1_29_1","volume-title":"Performance Evaluation Corporation. SPEC CPU","author":"Standard","year":"2006","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU 2006 . Standard Performance Evaluation Corporation. SPEC CPU 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_31_1","volume-title":"HPCA","author":"Ware M.","year":"2010","unstructured":"M. Ware , K. Rajamani , M. Floyd , B. Brock , J. Rubio , F. Rawson , and J. Carter . Architecting for Power Management: The IBM POWER7 Approach . In HPCA , 2010 . M. Ware, K. Rajamani, M. Floyd, B. Brock, J. Rubio, F. Rawson, and J. Carter. Architecting for Power Management: The IBM POWER7 Approach. In HPCA, 2010."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1109\/MM.2007.89"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_33_1","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"acronym":"ISLPED'12","name":"ISLPED'12: International Symposium on Low Power Electronics and Design","location":"Redondo Beach California USA"},"container-title":["Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333727","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2333660.2333727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:06Z","timestamp":1750238466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333727"}},"subtitle":["memory system DVFS with multiple memory controllers"],"short-title":[],"issued":{"date-parts":[[2012,7,30]]},"references-count":33,"alternative-id":["10.1145\/2333660.2333727","10.1145\/2333660"],"URL":"https:\/\/doi.org\/10.1145\/2333660.2333727","relation":{},"subject":[],"published":{"date-parts":[[2012,7,30]]},"assertion":[{"value":"2012-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}