{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:11Z","timestamp":1750307051373,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,30]],"date-time":"2012-07-30T00:00:00Z","timestamp":1343606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,30]]},"DOI":"10.1145\/2333660.2333730","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:43:14Z","timestamp":1343742194000},"page":"309-314","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Voltage droop reduction for multiple-power domain SoCs with on-die LDO using output voltage boost and adaptive response scaling"],"prefix":"10.1145","author":[{"given":"Tetsutaro","family":"Hashimoto","sequence":"first","affiliation":[{"name":"Fujitsu Laboratories Limited, Kawasaki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Tanabe","sequence":"additional","affiliation":[{"name":"Fujitsu Laboratories Limited, Kawasaki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kouichi","family":"Nakayama","sequence":"additional","affiliation":[{"name":"Fujitsu Laboratories Limited, Kawasaki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hisanori","family":"Fujisawa","sequence":"additional","affiliation":[{"name":"Fujitsu Laboratories Limited, Kawasaki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,7,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"issue":"5","key":"e_1_3_2_1_2_1","article-title":"Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC","volume":"55","author":"Man T. Y.","year":"2008","journal-title":"IEEE Trans. on Circuits and Systems I, Regular Papers"},{"key":"e_1_3_2_1_3_1","unstructured":"M. L\u00fcders B. Eversmann J. Gerber K. Huber R. Kuhn D. Schmitt-Landsiedel and R. Brederlow \"A Fully-Integrated System Power Aware LDO for Energy Harvesting Applications \" in Symposium on VLSI Circuits Digest of Technical Papers pp. 244--245 2011.  M. L\u00fcders B. Eversmann J. Gerber K. Huber R. Kuhn D. Schmitt-Landsiedel and R. Brederlow \"A Fully-Integrated System Power Aware LDO for Energy Harvesting Applications \" in Symposium on VLSI Circuits Digest of Technical Papers pp. 244--245 2011."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.817256"},{"issue":"9","key":"e_1_3_2_1_5_1","article-title":"Full On-Chip CMOS Low-Dropout Voltage Regulator","volume":"54","author":"Milliken R. J.","year":"2007","journal-title":"IEEE Trans. Circuits and Systems I, Reg. Papers"},{"issue":"9","key":"e_1_3_2_1_6_1","article-title":"An Active-Frequency Compensation Scheme for CMOS Low-Dropout Regulators with Transient-Response Improvement","volume":"55","author":"Lin H.-C.","year":"2008","journal-title":"IEEE Trans. on Circuits and Systems II, Express Briefs"},{"issue":"10","key":"e_1_3_2_1_7_1","article-title":"A CMOS Low-Dropout Regulator with Current-Mode Feedback Buffer Amplifier","volume":"54","author":"Oh W.","year":"2007","journal-title":"IEEE Trans. on Circuits and Systems II, Express Briefs"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Y. Nakamura M. Takamiya and T. Sakurai \"An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise \" in Symposium on VLSI Circuits Digest of Technical Papers pp. 124--125 2007.  Y. Nakamura M. Takamiya and T. Sakurai \"An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise \" in Symposium on VLSI Circuits Digest of Technical Papers pp. 124--125 2007.","DOI":"10.1109\/VLSIC.2007.4342683"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Y. Kanno K. Yoshizumi Y. Yasu K. Ishibashi and H. Mizuno \"Dynamic Voltage Boost (DVB) Method for Improving Power Integrity of Low-Power Multi-Processor SoCs \" in Symposium on VLSI Circuits Digest of Technical Papers pp. 148--149 2008.  Y. Kanno K. Yoshizumi Y. Yasu K. Ishibashi and H. Mizuno \"Dynamic Voltage Boost (DVB) Method for Improving Power Integrity of Low-Power Multi-Processor SoCs \" in Symposium on VLSI Circuits Digest of Technical Papers pp. 148--149 2008.","DOI":"10.1109\/VLSIC.2008.4585985"}],"event":{"name":"ISLPED'12: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Redondo Beach California USA","acronym":"ISLPED'12"},"container-title":["Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333730","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2333660.2333730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:06Z","timestamp":1750238466000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333730"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,30]]},"references-count":9,"alternative-id":["10.1145\/2333660.2333730","10.1145\/2333660"],"URL":"https:\/\/doi.org\/10.1145\/2333660.2333730","relation":{},"subject":[],"published":{"date-parts":[[2012,7,30]]},"assertion":[{"value":"2012-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}