{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:11Z","timestamp":1750307051810,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,30]],"date-time":"2012-07-30T00:00:00Z","timestamp":1343606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,30]]},"DOI":"10.1145\/2333660.2333754","type":"proceedings-article","created":{"date-parts":[[2012,7,31]],"date-time":"2012-07-31T13:43:14Z","timestamp":1343742194000},"page":"415-420","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Procedure hopping"],"prefix":"10.1145","author":[{"given":"Abbas","family":"Rahimi","sequence":"first","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Gupta","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,7,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2057230"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_3_1","unstructured":"ITRS {Online}. Available: http:\/\/public.itrs.net  ITRS {Online}. Available: http:\/\/public.itrs.net"},{"key":"e_1_3_2_1_4_1","first-page":"398","volume-title":"ISSCC","author":"Drake A.","year":"2007","unstructured":"A. Drake , A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor,\" Proc . ISSCC , pp. 398 -- 399 , 2007 . A. Drake, et al., \"A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor,\" Proc. ISSCC, pp. 398--399, 2007."},{"key":"e_1_3_2_1_5_1","article-title":"Exploiting Process Variability in Voltage\/Frequency Control","author":"Herbert S.","year":"2011","unstructured":"S. Herbert , , \" Exploiting Process Variability in Voltage\/Frequency Control ,\" IEEE Trans. on Very Large Scale Integration (VLSI) Systems , 2011 . S. Herbert, et al., \"Exploiting Process Variability in Voltage\/Frequency Control,\" IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2011.","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.27"},{"key":"e_1_3_2_1_8_1","first-page":"1102","volume-title":"Proc. DATE","author":"Rahimi A.","year":"2012","unstructured":"A. Rahimi , Analysis of Instruction-level Vulnerability to Dynamic Voltage and Temperature Variations ,\" Proc. DATE , pp. 1102 -- 1105 , 2012 . A. Rahimi, et al., \"Analysis of Instruction-level Vulnerability to Dynamic Voltage and Temperature Variations,\" Proc. DATE, pp.1102--1105, 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2163635"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.127"},{"key":"e_1_3_2_1_12_1","first-page":"906","volume-title":"Proc. DATE","author":"Paterna F.","year":"2009","unstructured":"F. Paterna , Adaptive Idleness Distribution for Non-Uniform Aging Tolerance in MultiProcessor Systems-on-Chip,\" Proc. DATE , pp. 906 -- 909 , 2009 . F. Paterna, et al., \"Adaptive Idleness Distribution for Non-Uniform Aging Tolerance in MultiProcessor Systems-on-Chip,\" Proc. DATE, pp. 906--909, 2009."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74442-9_54"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. FutureTech","author":"Rahimi A.","year":"2010","unstructured":"A. Rahimi , History-Based Dynamic Voltage Scaling with Few Number of Voltage Modes for GALS NoC,\" Proc. FutureTech , 2010 . A. Rahimi, et al., \"History-Based Dynamic Voltage Scaling with Few Number of Voltage Modes for GALS NoC,\" Proc. FutureTech, 2010."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669169"},{"key":"e_1_3_2_1_17_1","first-page":"7","volume-title":"HPCA","author":"Grochowski E.","year":"2002","unstructured":"E. Grochowski , , \" Microarchitectural Simulation Control of di\/dt-induced Power Supply Voltage Variation,\" Proc . HPCA , pp. 7 -- 16 , 2002 . E. Grochowski, et al., \"Microarchitectural Simulation and Control of di\/dt-induced Power Supply Voltage Variation,\" Proc. HPCA, pp. 7--16, 2002."},{"key":"e_1_3_2_1_18_1","first-page":"79","volume-title":"Proc. HPCA","author":"Joseph R.","year":"2003","unstructured":"R. Joseph , Control Techniques to Eliminate Voltage Emergencies in High-Performance Processors ,\" Proc. HPCA , pp. 79 -- 90 , 2003 . R. Joseph, et al., \"Control Techniques to Eliminate Voltage Emergencies in High-Performance Processors,\" Proc. HPCA, pp. 79--90, 2003."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785558"},{"key":"e_1_3_2_1_20_1","first-page":"18","volume-title":"HPCA","author":"Reddi V.","year":"2009","unstructured":"V. Reddi , Voltage Emergency Prediction : A Signature-Based Approach To Reducing Voltage Emergencies,\" Proc . HPCA , pp. 18 -- 27 , 2009 . V. Reddi, et al., \"Voltage Emergency Prediction: A Signature-Based Approach To Reducing Voltage Emergencies,\" Proc. HPCA, pp. 18--27, 2009."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013315"},{"key":"e_1_3_2_1_22_1","volume-title":"Whitepaper, V1.1","author":"Compute Architecture A's Next","year":"2009","unstructured":"NVIDI A's Next Generation CUDA Compute Architecture : Fermi , Whitepaper, V1.1 , 2009 . NVIDIA's Next Generation CUDA Compute Architecture: Fermi, Whitepaper, V1.1, 2009."},{"key":"e_1_3_2_1_23_1","first-page":"34","article-title":"Exploring instruction caching strategies for tightly-coupled shared-memory clusters","author":"Bortolotti D.","year":"2011","unstructured":"D. Bortolotti , , \" Exploring instruction caching strategies for tightly-coupled shared-memory clusters ,\" Proc. Int. Sym. on SoC , pp. 34 -- 41 , 2011 . D. Bortolotti, et al., \"Exploring instruction caching strategies for tightly-coupled shared-memory clusters,\" Proc. Int. Sym. on SoC, pp. 34--41, 2011.","journal-title":"Proc. Int. Sym. on SoC"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"e_1_3_2_1_25_1","first-page":"1","volume-title":"Proc. DATE","author":"Rahimi A.","year":"2011","unstructured":"A. Rahimi , A Fully-Synthesizable Single-Cycle Interconnection Network for Shared-L1 Processor Clusters ,\" Proc. DATE , pp. 1 -- 6 , 2011 . A. Rahimi, et al., \"A Fully-Synthesizable Single-Cycle Interconnection Network for Shared-L1 Processor Clusters,\" Proc. DATE, pp.1--6, 2011."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014206"},{"key":"e_1_3_2_1_27_1","volume-title":"Nov.","author":"TSMC","year":"2009","unstructured":"TSMC 45nm standard cell library release note, TCBN45GSBWP , version 120A , Nov. 2009 . TSMC 45nm standard cell library release note, TCBN45GSBWP, version 120A, Nov. 2009."},{"key":"e_1_3_2_1_28_1","unstructured":"Synopsys PrimeTime\u00ae VX User Guide June 2011.  Synopsys PrimeTime\u00ae VX User Guide June 2011."},{"key":"e_1_3_2_1_29_1","unstructured":"LEON3 {Online}. Available: http:\/\/www.gaisler.com\/cms\/  LEON3 {Online}. Available: http:\/\/www.gaisler.com\/cms\/"},{"key":"e_1_3_2_1_30_1","unstructured":"EEMBC benchmark Consortium {Online}. Available: http:\/\/www.eembc.org  EEMBC benchmark Consortium {Online}. Available: http:\/\/www.eembc.org"}],"event":{"name":"ISLPED'12: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Redondo Beach California USA","acronym":"ISLPED'12"},"container-title":["Proceedings of the 2012 ACM\/IEEE international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333754","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2333660.2333754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:07Z","timestamp":1750238467000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2333660.2333754"}},"subtitle":["a low overhead solution to mitigate variability in shared-L1 processor clusters"],"short-title":[],"issued":{"date-parts":[[2012,7,30]]},"references-count":30,"alternative-id":["10.1145\/2333660.2333754","10.1145\/2333660"],"URL":"https:\/\/doi.org\/10.1145\/2333660.2333754","relation":{},"subject":[],"published":{"date-parts":[[2012,7,30]]},"assertion":[{"value":"2012-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}