{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:58:29Z","timestamp":1773413909465,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":71,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,8,13]],"date-time":"2012-08-13T00:00:00Z","timestamp":1344816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,8,13]]},"DOI":"10.1145\/2342356.2342436","type":"proceedings-article","created":{"date-parts":[[2012,8,14]],"date-time":"2012-08-14T12:18:56Z","timestamp":1344946736000},"page":"407-418","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":44,"title":["On-chip networks from a networking perspective"],"prefix":"10.1145","author":[{"given":"George P.","family":"Nychis","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Chris","family":"Fallin","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Thomas","family":"Moscibroda","sequence":"additional","affiliation":[{"name":"Microsoft Research Asia, Beijing, China"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Srinivasan","family":"Seshan","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,8,13]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851191"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851192"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1015467.1015499"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/863955.863991"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1964.1088883"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.102"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278667"},{"key":"e_1_3_2_2_10_1","unstructured":"K. Chang etal Adaptive cluster throttling: Improving high-load performance in bufferless on-chip networks. SAFARI TR-2011-005.  K. Chang et al. Adaptive cluster throttling: Improving high-load performance in bufferless on-chip networks. SAFARI TR-2011-005."},{"key":"e_1_3_2_2_11_1","volume-title":"Proc. Int'l Symposium on System on Chip","author":"Coppola M.","year":"2004","unstructured":"M. Coppola : a novel on-chip communication network . Proc. Int'l Symposium on System on Chip , Nov 2004 . M. Coppola et al. Spidergon: a novel on-chip communication network. Proc. Int'l Symposium on System on Chip, Nov 2004."},{"key":"e_1_3_2_2_12_1","volume-title":"Morgan Kaufmann","author":"Culler D. E.","year":"1999","unstructured":"D. E. Culler Parallel Computer Architecture: A Hardware\/Software Approach . Morgan Kaufmann , 1999 . D. E. Culler et al. Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann, 1999."},{"key":"e_1_3_2_2_13_1","unstructured":"W. Dally. Virtual-channel flow control. IEEE Par. and Dist. Sys. '92.  W. Dally. Virtual-channel flow control. IEEE Par. and Dist. Sys. '92."},{"key":"e_1_3_2_2_14_1","volume-title":"Morgan Kaufmann","author":"Dally W.","year":"2004","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann , 2004 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004."},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815976"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.1"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014903"},{"key":"e_1_3_2_2_21_1","unstructured":"C. Fallin etal A high-performance hierarchical ring on-chip interconnect with low-cost routers. SAFARI TR-2011-006.  C. Fallin et al. A high-performance hierarchical ring on-chip interconnect with low-cost routers. SAFARI TR-2011-006."},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.8"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/205511.205512"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305195"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85451-7_97"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85451-7_97"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000112"},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669149"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155626"},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1320302.1320837"},{"key":"e_1_3_2_2_34_1","unstructured":"Intel. Single-chip cloud computer. http:\/\/goo.gl\/SfgfN.  Intel. Single-chip cloud computer. http:\/\/goo.gl\/SfgfN."},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/52324.52356"},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.48"},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080091.1080122"},{"key":"e_1_3_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/964725.633035"},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151659.1159942"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.19"},{"key":"e_1_3_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.10"},{"key":"e_1_3_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645217"},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.25"},{"key":"e_1_3_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115974"},{"key":"e_1_3_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_2_46_1","volume-title":"the proceedings of HPCA-17","author":"Lee H.","year":"2011","unstructured":"H. Lee : Expanding and shrinking private caches . In the proceedings of HPCA-17 , 2011 . H. Lee et al. CloudCache: Expanding and shrinking private caches. In the proceedings of HPCA-17, 2011."},{"key":"e_1_3_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"e_1_3_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1987.1096802"},{"key":"e_1_3_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"e_1_3_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"e_1_3_2_2_51_1","unstructured":"J. Nagle. RFC 896: Congestion control in IP\/TCP internetworks.   J. Nagle. RFC 896: Congestion control in IP\/TCP internetworks."},{"key":"e_1_3_2_2_52_1","volume-title":"DATE","author":"Nilsson E.","year":"2003","unstructured":"E. Nilsson Load distribution with the proximity congestion awareness in a network on chip . DATE , 2003 . E. Nilsson et al. Load distribution with the proximity congestion awareness in a network on chip. DATE, 2003."},{"key":"e_1_3_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1868447.1868459"},{"key":"e_1_3_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147123"},{"key":"e_1_3_2_2_55_1","doi-asserted-by":"publisher","DOI":"10.5555\/1320302.1320841"},{"key":"e_1_3_2_2_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798236"},{"key":"e_1_3_2_2_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/316188.316225"},{"key":"e_1_3_2_2_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_2_60_1","volume-title":"ICPP","author":"Song H.","year":"1997","unstructured":"H. Song Throttle and preempt: A new flow control for real-time communications in wormhole networks . ICPP , 1997 . H. Song et al. Throttle and preempt: A new flow control for real-time communications in wormhole networks. ICPP, 1997."},{"key":"e_1_3_2_2_61_1","volume-title":"Performance Evaluation Corporation. SPEC CPU2006","year":"2006","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU2006 . http:\/\/www.spec.org\/cpu 2006 . Standard Performance Evaluation Corporation. SPEC CPU2006. http:\/\/www.spec.org\/cpu2006."},{"key":"e_1_3_2_2_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/285237.285273"},{"key":"e_1_3_2_2_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_2_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/838237.838513"},{"key":"e_1_3_2_2_65_1","volume-title":"Self-tuned congestion control for multiprocessor networks. HPCA-7","author":"Thottethodi M.","year":"2001","unstructured":"M. Thottethodi , A. Lebeck , and S. Mukherjee . Self-tuned congestion control for multiprocessor networks. HPCA-7 , 2001 . M. Thottethodi, A. Lebeck, and S. Mukherjee. Self-tuned congestion control for multiprocessor networks. HPCA-7, 2001."},{"key":"e_1_3_2_2_66_1","unstructured":"Tilera. Announces the world's first 100-core processor with the new tile-gx family. http:\/\/goo.gl\/K9c85.  Tilera. Announces the world's first 100-core processor with the new tile-gx family. http:\/\/goo.gl\/K9c85."},{"key":"e_1_3_2_2_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127957"},{"key":"e_1_3_2_2_68_1","unstructured":"University of Glasgow. Scientists squeeze more than 1 000 cores on to computer chip. http:\/\/goo.gl\/KdBbW.  University of Glasgow. Scientists squeeze more than 1 000 cores on to computer chip. http:\/\/goo.gl\/KdBbW."},{"key":"e_1_3_2_2_69_1","doi-asserted-by":"publisher","DOI":"10.5555\/1833515.1833721"},{"key":"e_1_3_2_2_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_2_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2009.2017211"}],"event":{"name":"SIGCOMM '12: ACM SIGCOMM 2012 Conference","location":"Helsinki Finland","acronym":"SIGCOMM '12","sponsor":["SIGCOMM ACM Special Interest Group on Data Communication"]},"container-title":["Proceedings of the ACM SIGCOMM 2012 conference on Applications, technologies, architectures, and protocols for computer communication"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2342356.2342436","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2342356.2342436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:23Z","timestamp":1750238483000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2342356.2342436"}},"subtitle":["congestion and scalability in many-core interconnects"],"short-title":[],"issued":{"date-parts":[[2012,8,13]]},"references-count":71,"alternative-id":["10.1145\/2342356.2342436","10.1145\/2342356"],"URL":"https:\/\/doi.org\/10.1145\/2342356.2342436","relation":{},"subject":[],"published":{"date-parts":[[2012,8,13]]},"assertion":[{"value":"2012-08-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}