{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:16Z","timestamp":1750307056709,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2012,9]]},"abstract":"<jats:p>Due to their great ability to parallelize at a very high integration level, Multi-Processors Systems-on-Chip (MPSoCs) are good candidates for systems and applications such as multimedia. Memory is becoming a key player for significant improvements in these applications (power, performance and area). The large amount of data manipulated by these applications requires high-capacity computing and memory. Lately, new programming models have been introduced. This leads to the need of new optimization and mapping techniques suitable for embedded systems and their programming models. This article presents novel approaches for combining memory optimization with mapping of data-driven applications while considering anti-dependence conflicts. Two different approaches are studied and integrated with existing mapping algorithms. The first approach (based on heuristic algorithms) keeps the graph transformation for memory optimization stage from the mapping stage and enables their combination in a design flow. The second approach (based on evolutionary algorithms) combines these two stages and integrates them in a unique stage. Some significant improvements are obtained for memory gain, communication load and physical links.<\/jats:p>","DOI":"10.1145\/2345770.2345776","type":"journal-article","created":{"date-parts":[[2012,10,2]],"date-time":"2012-10-02T13:50:00Z","timestamp":1349185800000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Integrating Memory Optimization with Mapping Algorithms for Multi-Processors System-on-Chip"],"prefix":"10.1145","volume":"11","author":[{"given":"Bruno","family":"Girodias","sequence":"first","affiliation":[{"name":"\u00c9cole Polytechnique de Montr\u00e9al"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luiza Gheorghe","family":"Iugan","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique de Montr\u00e9al"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youcef","family":"Bouchebaba","sequence":"additional","affiliation":[{"name":"STMicroelectronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriela","family":"Nicolescu","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique de Montr\u00e9al"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"El Mostapha","family":"Abouhamid","sequence":"additional","affiliation":[{"name":"Universit\u00e9 de Montr\u00e9al"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Langevin","sequence":"additional","affiliation":[{"name":"STMicroelectronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre","family":"Paulin","sequence":"additional","affiliation":[{"name":"STMicroelectronics"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,9]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70550-5_19"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"},{"key":"e_1_2_1_3_1","unstructured":"Bastoul C. 2004. Improving Data Locality in Static Control Programs. Universit\u00e9 Pierre & Marie Curie 182. Bastoul C. 2004. Improving Data Locality in Static Control Programs . Universit\u00e9 Pierre & Marie Curie 182."},{"volume-title":"PLUTO: An automatic parallelizer and locality optimizer for multicores","year":"2009","author":"Bondhugula U.","key":"e_1_2_1_4_1"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380240104"},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Catthoor F. Wuytack S. Greef E. D. Banica F. Nachtergaele L. and Vandecappelle A. 1998. Custom Memory Management Methodology -- Exploration of Memory Organisation for Embedded Multimedia System Design. Kluwer Academic Publishers. Catthoor F. Wuytack S. Greef E. D. Banica F. Nachtergaele L. and Vandecappelle A. 1998. Custom Memory Management Methodology -- Exploration of Memory Organisation for Embedded Multimedia System Design . Kluwer Academic Publishers.","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923244"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207145"},{"volume-title":"Proceedings of the International Symposium on System-on-Chip. 15","author":"Coppola M.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/520793.825721"},{"volume-title":"Proceedings of the 6th International Workshop on Hardware\/Software Codesign (CODES\/CASHE\u201998)","author":"Dick R. P.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500025"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2006.8"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605428"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168877"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391628"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045092"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278363"},{"key":"e_1_2_1_20_1","unstructured":"Jerraya A. A. and Wayne W. 2005. Multiprocessor Systems-on-Chips. Morgan Kaufmann. Jerraya A. A. and Wayne W. 2005. Multiprocessor Systems-on-Chips . Morgan Kaufmann."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012241830762"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ress.2005.11.018"},{"volume-title":"Proceedings of the 3rd Joint International Conference on Vector and Parallel Processing: Parallel Processing. Springer.","author":"Markus S.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289822"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201906)","author":"Pasricha S.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878259"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-007-0032-7"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.13"},{"volume-title":"Proceedings of the Euromicro Symposium on Digital System Design. S. Kumar Ed., 180--187","author":"Tang L.","key":"e_1_2_1_30_1"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2007.53"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2345770.2345776","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2345770.2345776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:11Z","timestamp":1750238471000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2345770.2345776"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,9]]}},"alternative-id":["10.1145\/2345770.2345776"],"URL":"https:\/\/doi.org\/10.1145\/2345770.2345776","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2012,9]]},"assertion":[{"value":"2009-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}