{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:05Z","timestamp":1763468105877,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61021001"],"award-info":[{"award-number":["61021001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1017864CCF-1116667"],"award-info":[{"award-number":["CCF-1017864CCF-1116667"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004147","name":"Tsinghua University","doi-asserted-by":"publisher","award":["20111080992"],"award-info":[{"award-number":["20111080992"]}],"id":[{"id":"10.13039\/501100004147","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National S&T Major Project","award":["2011ZX03004-001-012009ZX03006-007-02"],"award-info":[{"award-number":["2011ZX03004-001-012009ZX03006-007-02"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2347655.2347660","type":"proceedings-article","created":{"date-parts":[[2012,8,14]],"date-time":"2012-08-14T12:18:56Z","timestamp":1344946736000},"page":"11-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["An on-chip global broadcast network design with equalized transmission lines in the 1024-core era"],"prefix":"10.1145","author":[{"given":"Guang","family":"Sun","sequence":"first","affiliation":[{"name":"Tsinghua University and University of California, San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Hung","family":"Weng","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bill","family":"Lin","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lieguang","family":"Zeng","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Arizona State University. Predictive Technology Model (PTM). In http:\/\/ptm.asu.edu\/.  Arizona State University. Predictive Technology Model (PTM). In http:\/\/ptm.asu.edu\/."},{"key":"e_1_3_2_1_2_1","volume-title":"Circuits, Interconnections, and Packaging for VLSI","author":"Bakoglu H. B.","year":"1990","unstructured":"H. B. Bakoglu . Circuits, Interconnections, and Packaging for VLSI . Addison-Wesley , 1990 . H. B. Bakoglu. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, 1990."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071456"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000097"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/LEOS.2008.4688609"},{"issue":"5","key":"e_1_3_2_1_6_1","first-page":"834","article-title":"Near speed-of-light signaling over on-chip electrical interconnects. Solid-State Circuits","volume":"38","author":"Chang R.","year":"2003","unstructured":"R. Chang , N. Talwalkar , C. Yue , and S. Wong . Near speed-of-light signaling over on-chip electrical interconnects. Solid-State Circuits , IEEE Journal of , 38 ( 5 ): 834 -- 838 , 2003 . R. Chang, N. Talwalkar, C. Yue, and S. Wong. Near speed-of-light signaling over on-chip electrical interconnects. Solid-State Circuits, IEEE Journal of, 38(5):834--838, 2003.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132495"},{"issue":"5","key":"e_1_3_2_1_8_1","first-page":"1000","article-title":"Performance-aware hybrid algorithm for mapping ips onto mesh-based network on chip","volume":"94","author":"Guang S.","year":"2011","unstructured":"S. Guang , L. Shijun , J. Depeng , L. Yong , S. Li , Y. Zhang , and Z. Lieguang . Performance-aware hybrid algorithm for mapping ips onto mesh-based network on chip . IEICE TRANSACTIONS on Information and Systems , 94 ( 5 ): 1000 -- 1007 , 2011 . S. Guang, L. Shijun, J. Depeng, L. Yong, S. Li, Y. Zhang, and Z. Lieguang. Performance-aware hybrid algorithm for mapping ips onto mesh-based network on chip. IEICE TRANSACTIONS on Information and Systems, 94(5):1000--1007, 2011.","journal-title":"IEICE TRANSACTIONS on Information and Systems"},{"key":"e_1_3_2_1_9_1","volume-title":"International journal of high speed electronics and systems, 15(2):429--458","author":"Hanumolu P.","year":"2005","unstructured":"P. Hanumolu , G. Wei , and U. Moon . Equalizers for high-speed serial links . International journal of high speed electronics and systems, 15(2):429--458 , 2005 . P. Hanumolu, G. Wei, and U. Moon. Equalizers for high-speed serial links. International journal of high speed electronics and systems, 15(2):429--458, 2005."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833663"},{"key":"e_1_3_2_1_11_1","unstructured":"IBM. IBM electromagnetic field solver suite of tools. In http:\/\/www.alphaworks.ibm.com\/tech\/eip.  IBM. IBM electromagnetic field solver suite of tools. In http:\/\/www.alphaworks.ibm.com\/tech\/eip."},{"issue":"4","key":"e_1_3_2_1_12_1","first-page":"1020","article-title":"A bidirectional-and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications. Solid-State Circuits","volume":"43","author":"Ito H.","year":"2008","unstructured":"H. Ito , M. Kimura , K. Miyashita , T. Ishii , K. Okada , and K. Masu . A bidirectional-and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications. Solid-State Circuits , IEEE Journal of , 43 ( 4 ): 1020 -- 1029 , 2008 . H. Ito, M. Kimura, K. Miyashita, T. Ishii, K. Okada, and K. Masu. A bidirectional-and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications. Solid-State Circuits, IEEE Journal of, 43(4):1020--1029, 2008.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469345"},{"issue":"6","key":"e_1_3_2_1_14_1","first-page":"1415","article-title":"Distributed loss-compensation techniques for energy-efficient low-latency on-chip communication. Solid-State Circuits","volume":"42","author":"Jose A.","year":"2007","unstructured":"A. Jose and K. Shepard . Distributed loss-compensation techniques for energy-efficient low-latency on-chip communication. Solid-State Circuits , IEEE Journal of , 42 ( 6 ): 1415 -- 1424 , 2007 . A. Jose and K. Shepard. Distributed loss-compensation techniques for energy-efficient low-latency on-chip communication. Solid-State Circuits, IEEE Journal of, 42(6):1415--1424, 2007.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2009.13"},{"key":"e_1_3_2_1_16_1","first-page":"66","volume-title":"Solid-State Circuits Conference-Digest of Technical Papers, 2009. ISSCC 2009. IEEE International","author":"Kim B.","year":"2009","unstructured":"B. Kim and V. Stojanovic . A 4gb\/s\/ch 356fj\/b 10mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm cmos . In Solid-State Circuits Conference-Digest of Technical Papers, 2009. ISSCC 2009. IEEE International , pages 66 -- 67 . IEEE, 2009 . B. Kim and V. Stojanovic. A 4gb\/s\/ch 356fj\/b 10mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm cmos. In Solid-State Circuits Conference-Digest of Technical Papers, 2009. ISSCC 2009. IEEE International, pages 66--67. IEEE, 2009."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801574"},{"key":"e_1_3_2_1_18_1","volume-title":"Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication","author":"Krishna T.","year":"2011","unstructured":"T. Krishna , L. Peh , B. Beckmann , and S. Reinhardt . Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication . 2011 . T. Krishna, L. Peh, B. Beckmann, and S. Reinhardt. Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication. 2011."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"e_1_3_2_1_21_1","first-page":"314","volume-title":"Proc. IEEE Int. Solid-State Circuits Conf.","author":"Schinkel D.","year":"2007","unstructured":"D. Schinkel , E. Mensink , E. Klumperink , E. Tuiji , and B. Nauta . Design Methodology Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time . In Proc. IEEE Int. Solid-State Circuits Conf. , pages 314 -- 316 , San Francisco, CA , Feb 2007 . D. Schinkel, E. Mensink, E. Klumperink, E. Tuiji, and B. Nauta. Design Methodology Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time. In Proc. IEEE Int. Solid-State Circuits Conf., pages 314--316, San Francisco, CA, Feb 2007."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"e_1_3_2_1_23_1","first-page":"655","volume-title":"Proc. IEEE Int. Conf. Computer Aided Design","author":"Shi R.","unstructured":"R. Shi , W. Yu , Y. Zhu , E. S. Kuh , and C. K. Cheng . Efficient and Accurate Eye Diagram Prediction for High Speed Signaling . In Proc. IEEE Int. Conf. Computer Aided Design , pages 655 -- 661 , Nov. R. Shi, W. Yu, Y. Zhu, E. S. Kuh, and C. K. Cheng. Efficient and Accurate Eye Diagram Prediction for High Speed Signaling. In Proc. IEEE Int. Conf. Computer Aided Design, pages 655--661, Nov."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/ISSOC.2010.5625542","volume-title":"System on Chip (SoC), 2010 International Symposium on","author":"Sun G.","year":"2010","unstructured":"G. Sun , Y. Li , Y. Zhang , L. Su , D. Jin , and L. Zeng . Energy-aware run-time mapping for homogeneous noc . In System on Chip (SoC), 2010 International Symposium on , pages 8 -- 11 . IEEE, 2010 . G. Sun, Y. Li, Y. Zhang, L. Su, D. Jin, and L. Zeng. Energy-aware run-time mapping for homogeneous noc. In System on Chip (SoC), 2010 International Symposium on, pages 8--11. IEEE, 2010."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.6"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.000430"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2010.5642530"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047415"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810337"}],"event":{"name":"SLIP'12: International Workshop on System Level Interconnect Prediction","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"San Francisco California","acronym":"SLIP'12"},"container-title":["Proceedings of the International Workshop on System Level Interconnect Prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2347655.2347660","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2347655.2347660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:58Z","timestamp":1750244758000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2347655.2347660"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":32,"alternative-id":["10.1145\/2347655.2347660","10.1145\/2347655"],"URL":"https:\/\/doi.org\/10.1145\/2347655.2347660","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}