{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:44Z","timestamp":1750307324516,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2347655.2347669","type":"proceedings-article","created":{"date-parts":[[2012,8,14]],"date-time":"2012-08-14T12:18:56Z","timestamp":1344946736000},"page":"24-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Energy-guided exploration of on-chip network design for exa-scale computing"],"prefix":"10.1145","author":[{"given":"Umit Y.","family":"Ogras","sequence":"first","affiliation":[{"name":"Strategic CAD Labs, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunus","family":"Emre","sequence":"additional","affiliation":[{"name":"Arizona State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianping","family":"Xu","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Kam","sequence":"additional","affiliation":[{"name":"Strategic CAD Labs, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[{"name":"Strategic CAD Labs, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0265"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070001"},{"key":"e_1_3_2_1_5_1","unstructured":"DARPA Microsystems Technology Office Website on UHPC program.{online} http:\/\/www.darpa.mil\/Our_Work\/MTO\/Programs\/Ubiquitous_High_Performance_Computing_(UHPC).aspx  DARPA Microsystems Technology Office Website on UHPC program. {online} http:\/\/www.darpa.mil\/Our_Work\/MTO\/Programs\/Ubiquitous_High_Performance_Computing_(UHPC).aspx"},{"key":"e_1_3_2_1_6_1","volume-title":"High Performance Computer Architecture","author":"Das R.","year":"2008","unstructured":"R. Das and evaluation of a hierarchical on-chip interconnect for next-generation CMPs \", High Performance Computer Architecture , February 2008 . R. Das et al., \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs\", High Performance Computer Architecture, February 2008."},{"key":"e_1_3_2_1_7_1","unstructured":"J. Dongarra et al. \"The International exascale software project roadmap {online} www.exascale.org\/mediawiki\/images\/2\/20\/IESP-roadmap.pdf  J. Dongarra et al. \"The International exascale software project roadmap {online} www.exascale.org\/mediawiki\/images\/2\/20\/IESP-roadmap.pdf"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.28"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"e_1_3_2_1_10_1","unstructured":"Intel\u00ae Many Integrated Core Architecture. {online} http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/many-integrated-core\/intel-many-integrated-core-architecture.html  Intel\u00ae Many Integrated Core Architecture. {online} http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/many-integrated-core\/intel-many-integrated-core-architecture.html"},{"volume-title":"Of 4th Annual Workshop on Modeling, Benchmarking and Simulation (MoBS)","year":"2008","key":"e_1_3_2_1_11_1","unstructured":"Aamer Jaleel, : A pin-based on-the-fly multi-core cache simulator,\" In Proc . Of 4th Annual Workshop on Modeling, Benchmarking and Simulation (MoBS) , June 2008 . Aamer Jaleel, et al., \"CMP$im: A pin-based on-the-fly multi-core cache simulator,\" In Proc. Of 4th Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), June 2008."},{"key":"e_1_3_2_1_12_1","volume-title":"April","author":"Kahng A.","year":"2009","unstructured":"A. Kahng , , \" ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\" In Proc. Of Design, Automation, and Test in Europe , April 2009 . A. Kahng, et al., \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\" In Proc. Of Design, Automation, and Test in Europe, April 2009."},{"key":"e_1_3_2_1_13_1","volume-title":"et. al., \"ExaScale computing study: Technology challenges in achieving exascale systems,\" DARPA Exascale Hardware Study","author":"Kogge P.","year":"2008","unstructured":"P. Kogge , et. al., \"ExaScale computing study: Technology challenges in achieving exascale systems,\" DARPA Exascale Hardware Study , 2008 . P. Kogge, et. al., \"ExaScale computing study: Technology challenges in achieving exascale systems,\" DARPA Exascale Hardware Study, 2008."},{"volume-title":"Growth in Data center electricity use 2005 to","year":"2010","key":"e_1_3_2_1_14_1","unstructured":"Jonathan Koomey. 2011. Growth in Data center electricity use 2005 to 2010 . Oakland, CA : Analytics Press . August 1. {online} http:\/\/www.analyticspress.com\/datacenters.html Jonathan Koomey. 2011. Growth in Data center electricity use 2005 to 2010. Oakland, CA: Analytics Press. August 1. {online} http:\/\/www.analyticspress.com\/datacenters.html"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.436"},{"key":"e_1_3_2_1_18_1","first-page":"79","volume-title":"Digest of Technical Papers","author":"Salihundam P.","year":"2010","unstructured":"P. Salihundam , A 2Tb\/s 6x4 mesh network with DVFS and 2.3Tb\/s\/W router in 45nm CMOS,\" IEEE Symp. on VLSI Circuits , Digest of Technical Papers , pp. 79 -- 80 , June 2010 . P. Salihundam, et al., \"A 2Tb\/s 6x4 mesh network with DVFS and 2.3Tb\/s\/W router in 45nm CMOS,\" IEEE Symp. on VLSI Circuits, Digest of Technical Papers, pp. 79--80, June 2010."},{"key":"e_1_3_2_1_19_1","first-page":"6449","article-title":"Exascale computing technology challenges","volume":"2010","author":"Shalf J.","year":"2011","unstructured":"J. Shalf , , \" Exascale computing technology challenges ,\" High Performance Computing for Computational Science VECPAR 2010 , LNCS, v. 6449 , pp. 1--25, 2011 . J. Shalf, et al., \"Exascale computing technology challenges,\" High Performance Computing for Computational Science VECPAR 2010, LNCS, v. 6449, pp. 1--25, 2011.","journal-title":"High Performance Computing for Computational Science VECPAR"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514051"},{"key":"e_1_3_2_1_22_1","volume-title":"April","author":"Zhang Y. P.","year":"2006","unstructured":"Y. P. Zhang , , \" A study of the on-chip interconnection network for IBM Cyclops64 multi-core architecture,\" Parallel and Distributed Processing Symp ., April 2006 . Y. P. Zhang, et al., \"A study of the on-chip interconnection network for IBM Cyclops64 multi-core architecture,\" Parallel and Distributed Processing Symp., April 2006."}],"event":{"name":"SLIP'12: International Workshop on System Level Interconnect Prediction","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"San Francisco California","acronym":"SLIP'12"},"container-title":["Proceedings of the International Workshop on System Level Interconnect Prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2347655.2347669","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2347655.2347669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:58Z","timestamp":1750244758000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2347655.2347669"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":22,"alternative-id":["10.1145\/2347655.2347669","10.1145\/2347655"],"URL":"https:\/\/doi.org\/10.1145\/2347655.2347669","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}