{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:52:15Z","timestamp":1750308735894,"version":"3.41.0"},"reference-count":26,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0541103"],"award-info":[{"award-number":["CCF-0541103"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["22300017"],"award-info":[{"award-number":["22300017"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2012,10]]},"abstract":"<jats:p>This article presents a hybrid Automatic Test Pattern Generation (ATPG) technique using the staggered Launch-On-Shift (LOS) scheme followed by the one-hot launch-on-shift scheme for testing delay faults in a scan design containing asynchronous clock domains. Typically, the staggered scheme produces small test sets but needs long ATPG runtime, whereas the one-hot scheme takes short ATPG runtime but yields large test sets. The proposed hybrid technique is intended to reduce test pattern count with acceptable ATPG runtime for multimillion-gate scan designs. In case the scan design contains multiple synchronous clock domains, and each group of synchronous clock domains is treated as a clock group and tested using a launch-aligned or a capture-aligned LOS scheme. By combining these schemes together, we found the pattern counts for two large industrial designs were reduced by approximately 1.6X to 1.8X, while the ATPG runtime was increased by 40% to 50%, when compared to the one-hot clocking scheme alone.<\/jats:p>","DOI":"10.1145\/2348839.2348852","type":"journal-article","created":{"date-parts":[[2012,10,18]],"date-time":"2012-10-18T13:48:27Z","timestamp":1350568107000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Launch-on-Shift Test Generation for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains"],"prefix":"10.1145","volume":"17","author":[{"given":"Shianling","family":"Wu","sequence":"first","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laung-Terng","family":"Wang","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Ben","family":"Jone","sequence":"additional","affiliation":[{"name":"University of Cincinnati"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[{"name":"Virginia Tech"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fangfang","family":"Li","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James Chien-Mo","family":"Li","sequence":"additional","affiliation":[{"name":"National Taiwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiun-Lang","family":"Huang","sequence":"additional","affiliation":[{"name":"National Taiwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,10]]},"reference":[{"issue":"7","key":"e_1_2_1_1_1","first-page":"210","article-title":"Method for performing atpg and fault simulation in a scan-based integrated circuit","author":"Abdel-Hafez K. S.","year":"2007","journal-title":"U.S. Patent"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.49"},{"key":"e_1_2_1_3_1","unstructured":"Abramovici M. Breuer M. A. and Friedman A. D. 1990. Digital Systems Testing and Testable Design. IEEE Press Los Alamitos CA. Abramovici M. Breuer M. A. and Friedman A. D . 1990. Digital Systems Testing and Testable Design. IEEE Press Los Alamitos CA."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.127"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.199"},{"key":"e_1_2_1_6_1","unstructured":"Bushnell M. L. and Agrawal V. D. 2000. Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits. Springer. Bushnell M. L. and Agrawal V. D . 2000. Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits. Springer."},{"volume-title":"Proceedings of the IEEE Asian Test Symposium. 341--348","author":"Fan X.-X.","key":"e_1_2_1_7_1"},{"volume-title":"Proceedings of the IEEE International Test Conference.","author":"Furukawa H.","key":"e_1_2_1_8_1"},{"volume-title":"Proceedings of the IEEE International Test Conference. 358--367","author":"Hetherington G.","key":"e_1_2_1_9_1"},{"volume-title":"Proceedings of the IEEE International Test Conference. 148--153","author":"Jain V.","key":"e_1_2_1_10_1"},{"key":"e_1_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Jha N. K. and Gupta S. K. 2003. Testing of Digital Systems. Cambridge University Press Cambridge UK. Jha N. K. and Gupta S. K . 2003. Testing of Digital Systems . Cambridge University Press Cambridge UK.","DOI":"10.1017\/CBO9780511816321"},{"volume-title":"Proceedings of the IEEE Asian Test Symposium. 69--72","author":"Keller B.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776000"},{"issue":"5","key":"e_1_2_1_14_1","first-page":"349","article-title":"Multiple clock rate test apparatus for testing digital systems","author":"Nadeau-Dostie B.","year":"1994","journal-title":"U.S. Patent"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700648"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.238615"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"issue":"6","key":"e_1_2_1_18_1","first-page":"954","article-title":"Multiple-Capture dft system for scan-based integrated circuits","author":"Wang L.-T.","year":"2005","journal-title":"U.S. Patent"},{"volume-title":"Eds","year":"2006","author":"Wang L.-T.","key":"e_1_2_1_19_1"},{"issue":"7","key":"e_1_2_1_20_1","first-page":"124","article-title":"Smart capture for atpg (automatic test pattern generation) and fault simulation of scan-based integrated circuits","author":"Wang L.-T.","year":"2006","journal-title":"U.S. Patent"},{"volume-title":"Eds","year":"2007","author":"Wang L.-T.","key":"e_1_2_1_21_1"},{"issue":"1","key":"e_1_2_1_22_1","first-page":"370","article-title":"Multiple-Capture dft system for scan-based integrated circuits","author":"Wang L.-T.","year":"2008","journal-title":"European Patent"},{"volume-title":"Proceedings of the IEEE\/ACM Design, Automation and Test in Europe Conference. 1296--1301","author":"Wang S.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.61"},{"volume-title":"Proceedings of the IEEE International Test Conference.","author":"Xu G.","key":"e_1_2_1_25_1"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.91"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2348839.2348852","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2348839.2348852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:02Z","timestamp":1750278122000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2348839.2348852"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,10]]}},"alternative-id":["10.1145\/2348839.2348852"],"URL":"https:\/\/doi.org\/10.1145\/2348839.2348852","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2012,10]]},"assertion":[{"value":"2010-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}