{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:43Z","timestamp":1750307083298,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,9,19]],"date-time":"2012-09-19T00:00:00Z","timestamp":1348012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,19]]},"DOI":"10.1145\/2370776.2370798","type":"proceedings-article","created":{"date-parts":[[2012,9,25]],"date-time":"2012-09-25T23:48:43Z","timestamp":1348616923000},"page":"173-184","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Compiling CHR to parallel hardware"],"prefix":"10.1145","author":[{"given":"Andrea","family":"Triossi","sequence":"first","affiliation":[{"name":"Universit\u00e0 Ca' Foscari, Venezia, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvatore","family":"Orlando","sequence":"additional","affiliation":[{"name":"Universit\u00e0 Ca' Foscari, Venezia, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandra","family":"Raffaet\u00e0","sequence":"additional","affiliation":[{"name":"Universit\u00e0 Ca' Foscari, Venezia, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thom","family":"Fr\u00fchwirth","sequence":"additional","affiliation":[{"name":"Ulm University, Ulm, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","series-title":"LNCS","first-page":"1","volume-title":"Constraint Programming: Basics and Trends","author":"Benhamou F.","year":"1995","unstructured":"F. Benhamou . Interval Constraint Logic Programming . In Constraint Programming: Basics and Trends , volume 910 of LNCS , pages 1 -- 21 . Springer , 1995 . F. Benhamou. Interval Constraint Logic Programming. In Constraint Programming: Basics and Trends, volume 910 of LNCS, pages 1--21. Springer, 1995."},{"issue":"3","key":"e_1_3_2_1_2_1","first-page":"460","article-title":"HIDE+","volume":"16","author":"Benkrid A.","year":"2008","unstructured":"A. Benkrid and K. Benkrid . HIDE+ : A Logic Based Hardware Development Environment. Engineering Letters , 16 ( 3 ): 460 -- 468 , 2008 . A. Benkrid and K. Benkrid. HIDE+: A Logic Based Hardware Development Environment. Engineering Letters, 16(3):460--468, 2008.","journal-title":"A Logic Based Hardware Development Environment. Engineering Letters"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825848"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1017\/S147106841000030X"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/289423.289440"},{"key":"e_1_3_2_1_6_1","first-page":"127","volume-title":"Understanding the Control Flow of Prolog Programs. In Workshop on Logic Programming","author":"Byrd L.","year":"1980","unstructured":"L. Byrd . Understanding the Control Flow of Prolog Programs. In Workshop on Logic Programming , pages 127 -- 138 . S.A. T\u00e4rnlund , 1980 . L. Byrd. Understanding the Control Flow of Prolog Programs. In Workshop on Logic Programming, pages 127--138. S.A. T\u00e4rnlund, 1980."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1017\/S1471068405002395"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/888251.888260"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.307"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/11562931_11"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1618539"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1017\/S1471068401001181"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/778163"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/64.482958"},{"key":"e_1_3_2_1_15_1","volume-title":"DeHon. Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation","author":"Hauck S.","year":"2007","unstructured":"S. Hauck and A. DeHon. Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation . Morgan Kaufmann Publishers Inc ., 2007 . S. Hauck and A. DeHon. Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation. Morgan Kaufmann Publishers Inc., 2007."},{"key":"e_1_3_2_1_16_1","series-title":"LNCS","first-page":"90","volume-title":"Proc. of PPSWR'04","author":"Hongwei Z.","year":"2004","unstructured":"Z. Hongwei , S. E. Madnick , and M. Siegel . Reasoning About Temporal Context Using Ontology and Abductive Constraint Logic Programming . In Proc. of PPSWR'04 , volume 3208 of LNCS , pages 90 -- 101 . Springer , 2004 . Z. Hongwei, S. E. Madnick, and M. Siegel. Reasoning About Temporal Context Using Ontology and Abductive Constraint Logic Programming. In Proc. of PPSWR'04, volume 3208 of LNCS, pages 90--101. Springer, 2004."},{"key":"e_1_3_2_1_17_1","volume-title":"Concurrent Goal-Based Execution of Constraint Handling Rules. CoRR, abs\/1006.3039","author":"Lam E. S. L.","year":"2010","unstructured":"E. S. L. Lam and M. Sulzmann . Concurrent Goal-Based Execution of Constraint Handling Rules. CoRR, abs\/1006.3039 , 2010 . E. S. L. Lam and M. Sulzmann. Concurrent Goal-Based Execution of Constraint Handling Rules. CoRR, abs\/1006.3039, 2010."},{"key":"e_1_3_2_1_18_1","volume-title":"Allocated Prolog---Hardware Byrd Boxes","author":"Mycroft A.","year":"2002","unstructured":"A. Mycroft . Allocated Prolog---Hardware Byrd Boxes . 2002 . Presented as part of 25th anniversary celebrations of the Computer Science Department of the Universidad Politecnica de Madrid. A. Mycroft. Allocated Prolog---Hardware Byrd Boxes. 2002. Presented as part of 25th anniversary celebrations of the Computer Science Department of the Universidad Politecnica de Madrid."},{"key":"e_1_3_2_1_19_1","volume-title":"International Journal on Software Tools for Technology Transfer (STTT), 4(3):271--297","author":"Mycroft A.","year":"2003","unstructured":"A. Mycroft and R. Sharp . Higher-level techniques for hardware description and synthesis . International Journal on Software Tools for Technology Transfer (STTT), 4(3):271--297 , 2003 . A. Mycroft and R. Sharp. Higher-level techniques for hardware description and synthesis. International Journal on Software Tools for Technology Transfer (STTT), 4(3):271--297, 2003."},{"key":"e_1_3_2_1_20_1","first-page":"309","volume-title":"The Fusion of Hardware Design and Verifications","author":"O'Donnell J.","year":"1988","unstructured":"J. O'Donnell . Hydra : hardware description in a functional language using recursion equations and high order combining forms . In The Fusion of Hardware Design and Verifications , pages 309 -- 328 . North Holland , 1988 . J. O'Donnell. Hydra: hardware description in a functional language using recursion equations and high order combining forms. In The Fusion of Hardware Design and Verifications, pages 309--328. North Holland, 1988."},{"key":"e_1_3_2_1_21_1","volume-title":"Proc. of 24th Workshop on (Constraint) Logic Programming","author":"Raiser F.","year":"2010","unstructured":"F. Raiser and T. Fr\u00fchwirth . Exhaustive parallel rewriting with multiple removals . In Proc. of 24th Workshop on (Constraint) Logic Programming , 2010 . F. Raiser and T. Fr\u00fchwirth. Exhaustive parallel rewriting with multiple removals. In Proc. of 24th Workshop on (Constraint) Logic Programming, 2010."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69611-7_11"},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"First Workshop on Constraint Handling Rules: Selected Contributions","author":"Schrijvers T.","year":"2004","unstructured":"T. Schrijvers and B. Demoen . The K.U.Leuven CHR System: Implementation and Application . In First Workshop on Constraint Handling Rules: Selected Contributions , pages 1 -- 5 , 2004 . T. Schrijvers and B. Demoen. The K.U.Leuven CHR System: Implementation and Application. In First Workshop on Constraint Handling Rules: Selected Contributions, pages 1--5, 2004."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2005.06.039"},{"issue":"7","key":"e_1_3_2_1_25_1","first-page":"1135","article-title":"Hardware design and functional programming: a perfect match","volume":"11","author":"Sheeran M.","year":"2005","unstructured":"M. Sheeran . Hardware design and functional programming: a perfect match . Journal of Universal Computer Science , 11 ( 7 ): 1135 -- 1158 , 2005 . M. Sheeran. Hardware design and functional programming: a perfect match. Journal of Universal Computer Science, 11(7):1135--1158, 2005.","journal-title":"Journal of Universal Computer Science"},{"key":"e_1_3_2_1_26_1","first-page":"182","volume-title":"Proc. of WLP'06","author":"Sneyers J.","year":"2006","unstructured":"J. Sneyers , T. Schrijvers , and B. Demoen . Dijkstra's Algorithm with Fibonacci Heaps: An Executable Description in CHR . In Proc. of WLP'06 , pages 182 -- 191 , 2006 . J. Sneyers, T. Schrijvers, and B. Demoen. Dijkstra's Algorithm with Fibonacci Heaps: An Executable Description in CHR. In Proc. of WLP'06, pages 182--191, 2006."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1462166.1462169"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1389449.1389453"},{"key":"e_1_3_2_1_29_1","unstructured":"Systemverilog. SytemVerilog 3.1 - Accelleras Extensions to Verilog(R) 2003. Accellera Organization Inc.  Systemverilog. SytemVerilog 3.1 - Accelleras Extensions to Verilog(R) 2003. Accellera Organization Inc."},{"key":"e_1_3_2_1_30_1","first-page":"1","volume-title":"Proc. of CHR'11","author":"Triossi A.","year":"2011","unstructured":"A. Triossi . Boosting CHR through Hardware Acceleration . In Proc. of CHR'11 , pages 1 -- 3 , 2011 . Invited talk. A. Triossi. Boosting CHR through Hardware Acceleration. In Proc. of CHR'11, pages 1--3, 2011. Invited talk."},{"key":"e_1_3_2_1_31_1","first-page":"119","volume-title":"Proc. of Workshop on (Constraint) Logic Programming","author":"Triossi A.","year":"2010","unstructured":"A. Triossi , S. Orlando , A. Raffaet'a , F. Raiser , and T. Fr\u00fchwirth . Constraint-based hardware synthesis . In Proc. of Workshop on (Constraint) Logic Programming , pages 119 -- 130 , 2010 . A. Triossi, S. Orlando, A. Raffaet'a, F. Raiser, and T. Fr\u00fchwirth. Constraint-based hardware synthesis. In Proc. of Workshop on (Constraint) Logic Programming, pages 119--130, 2010."},{"volume-title":"IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language","year":"1996","key":"e_1_3_2_1_32_1","unstructured":"Verilog. IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language , 1996 . http:\/\/www.ieee.org\/. Verilog. IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language, 1996. http:\/\/www.ieee.org\/."},{"volume-title":"IEEE Standard VHDL Language Reference Manual","year":"1994","key":"e_1_3_2_1_33_1","unstructured":"Vhdl. IEEE Standard VHDL Language Reference Manual , 1994 . http:\/\/www.ieee.org\/. Vhdl. IEEE Standard VHDL Language Reference Manual, 1994. http:\/\/www.ieee.org\/."},{"key":"e_1_3_2_1_34_1","first-page":"1","volume-title":"Proceedings of the 13th International Workshop on Logic Programming Environments","author":"Wielemaker J.","year":"2003","unstructured":"J. Wielemaker . An overview of the SWI-Prolog Programming Environment . In Proceedings of the 13th International Workshop on Logic Programming Environments , pages 1 -- 16 , 2003 . J. Wielemaker. An overview of the SWI-Prolog Programming Environment. In Proceedings of the 13th International Workshop on Logic Programming Environments, pages 1--16, 2003."},{"key":"e_1_3_2_1_35_1","first-page":"123","volume-title":"Proc. of CHR'07","author":"Wuille P.","year":"2007","unstructured":"P. Wuille , T. Schrijvers , and D. B. CCHR : the fastest CHR Implementation, in C . In Proc. of CHR'07 , pages 123 -- 137 , 2007 . P. Wuille, T. Schrijvers, and D. B. CCHR: the fastest CHR Implementation, in C. In Proc. of CHR'07, pages 123--137, 2007."}],"event":{"name":"PPDP'12: Principles and Practice of Declarative Programming","sponsor":["Kuleuven Belgium Kuleuven Belgium","SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Leuven Belgium","acronym":"PPDP'12"},"container-title":["Proceedings of the 14th symposium on Principles and practice of declarative programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370776.2370798","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2370776.2370798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:17Z","timestamp":1750239257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370776.2370798"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,19]]},"references-count":35,"alternative-id":["10.1145\/2370776.2370798","10.1145\/2370776"],"URL":"https:\/\/doi.org\/10.1145\/2370776.2370798","relation":{},"subject":[],"published":{"date-parts":[[2012,9,19]]},"assertion":[{"value":"2012-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}