{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:43Z","timestamp":1750307083542,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,9,19]],"date-time":"2012-09-19T00:00:00Z","timestamp":1348012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,19]]},"DOI":"10.1145\/2370816.2370820","type":"proceedings-article","created":{"date-parts":[[2012,9,25]],"date-time":"2012-09-25T23:48:43Z","timestamp":1348616923000},"page":"3-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Power-aware multi-core simulation for early design stage hardware\/software co-optimization"],"prefix":"10.1145","author":[{"given":"Wim","family":"Heirman","sequence":"first","affiliation":[{"name":"Ghent University, Ghent, Belgium"}]},{"given":"Souradip","family":"Sarkar","sequence":"additional","affiliation":[{"name":"Ghent University, Ghent, Belgium"}]},{"given":"Trevor E.","family":"Carlson","sequence":"additional","affiliation":[{"name":"Ghent University, Ghent, Belgium"}]},{"given":"Ibrahim","family":"Hur","sequence":"additional","affiliation":[{"name":"Intel, Leuven, Belgium"}]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[{"name":"Ghent University, Ghent, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2012,9,19]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/647074.713908"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/645464.653497"},{"key":"e_1_3_2_1_9_1","first-page":"923","volume-title":"DATE","author":"Facchini M.","year":"2009","unstructured":"M. Facchini , T. E. Carlson , A. Vignon , M. Palkovic , F. Catthoor , W. Dehaene , L. Benini , and P. Marchal . System-level power\/performance evaluation of 3D stacked DRAMs for mobile applications . In DATE , pages 923 -- 928 , 2009 . M. Facchini, T. E. Carlson, A. Vignon, M. Palkovic, F. Catthoor, W. Dehaene, L. Benini, and P. Marchal. System-level power\/performance evaluation of 3D stacked DRAMs for mobile applications. In DATE, pages 923--928, 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416636"},{"key":"e_1_3_2_1_11_1","volume-title":"Copper Mountain Conference on Multigrid Methods","author":"Ghysels P.","year":"2011","unstructured":"P. Ghysels , P. K\u0142osiewicz , and W. Vanroose . Improving the arithmetic intensity of multigrid with the help of polynomial smoothers . In Copper Mountain Conference on Multigrid Methods , 2011 . P. Ghysels, P. K\u0142osiewicz, and W. Vanroose. Improving the arithmetic intensity of multigrid with the help of polynomial smoothers. In Copper Mountain Conference on Multigrid Methods, 2011."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114195"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014873"},{"key":"e_1_3_2_1_15_1","unstructured":"D. Kanter. Inside Nehalem: Intel's future processor and system. http:\/\/www.realworldtech.com 2008.  D. Kanter. Inside Nehalem: Intel's future processor and system. http:\/\/www.realworldtech.com 2008."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771797"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/195470.195524"},{"volume-title":"TN-41-01: Calculating memory system power for DDR3","year":"2007","key":"e_1_3_2_1_21_1","unstructured":"Micron. TN-41-01: Calculating memory system power for DDR3 , 2007 . Micron. TN-41-01: Calculating memory system power for DDR3, 2007."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014876"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798264"},{"key":"e_1_3_2_1_24_1","unstructured":"Racktivity RC0816 datasheet. Available from http:\/\/www.racktivity.com.  Racktivity RC0816 datasheet. Available from http:\/\/www.racktivity.com."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.69"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919652"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822822"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"}],"event":{"name":"PACT '12: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Minneapolis Minnesota USA","acronym":"PACT '12"},"container-title":["Proceedings of the 21st international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370820","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2370816.2370820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:17Z","timestamp":1750239257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370820"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,19]]},"references-count":33,"alternative-id":["10.1145\/2370816.2370820","10.1145\/2370816"],"URL":"https:\/\/doi.org\/10.1145\/2370816.2370820","relation":{},"subject":[],"published":{"date-parts":[[2012,9,19]]},"assertion":[{"value":"2012-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}