{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:47:23Z","timestamp":1771703243560,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,9,19]],"date-time":"2012-09-19T00:00:00Z","timestamp":1348012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,19]]},"DOI":"10.1145\/2370816.2370824","type":"proceedings-article","created":{"date-parts":[[2012,9,25]],"date-time":"2012-09-25T23:48:43Z","timestamp":1348616923000},"page":"33-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["Fast and efficient automatic memory management for GPUs using compiler-assisted runtime coherence scheme"],"prefix":"10.1145","author":[{"given":"Sreepathi","family":"Pai","sequence":"first","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}]},{"given":"R.","family":"Govindarajan","sequence":"additional","affiliation":[{"name":"Indian Institution of Science, Bangalore, India"}]},{"given":"Matthew J.","family":"Thazhuthaveetil","sequence":"additional","affiliation":[{"name":"Indian Institution of Science, Bangalore, India"}]}],"member":"320","published-online":{"date-parts":[[2012,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345210"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342007078442"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1094811.1094852"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736059"},{"key":"e_1_3_2_1_7_1","unstructured":"I. Gelado etal GMAC: Global Memory for Accelerators (version 0.0.20). URL http:\/\/code.google.com\/p\/adsm\/.  I. Gelado et al. GMAC: Global Memory for Accelerators (version 0.0.20). URL http:\/\/code.google.com\/p\/adsm\/."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993516"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259038"},{"key":"e_1_3_2_1_10_1","unstructured":"Khronos. OpenCL: The open standard for parallel programming of heterogeneous systems. URL http:\/\/www.khronos.org\/opencl.  Khronos. OpenCL: The open standard for parallel programming of heterogeneous systems. URL http:\/\/www.khronos.org\/opencl."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.36"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504194"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816021"},{"key":"e_1_3_2_1_14_1","unstructured":"NVIDIA. CUDA: Compute Unified Device Architecture. URL http:\/\/developer.nvidia.com\/cuda.  NVIDIA. CUDA: Compute Unified Device Architecture. URL http:\/\/developer.nvidia.com\/cuda."},{"key":"e_1_3_2_1_15_1","volume-title":"NVIDIA CUDA C Programming Guide version 4.0","author":"NVIDIA.","year":"2011","unstructured":"NVIDIA. NVIDIA CUDA C Programming Guide version 4.0 . 2011 . NVIDIA. NVIDIA CUDA C Programming Guide version 4.0. 2011."},{"key":"e_1_3_2_1_16_1","unstructured":"G. Paoloni. How to benchmark code execution times on Intel IA-32 and IA-64 instruction set architectures. 2010.  G. Paoloni. How to benchmark code execution times on Intel IA-32 and IA-64 instruction set architectures. 2010."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542525"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1360612.1360617"},{"key":"e_1_3_2_1_19_1","volume-title":"UIUC Dept. of Computer Science","author":"Sidelnik A.","year":"2011","unstructured":"A. Sidelnik , B. L. Chamberlain , M. J. Garzaran , and D. Padua . Using the High Productivity Language Chapel to target GPGPU architectures. Technical report , UIUC Dept. of Computer Science , 2011 . A. Sidelnik, B. L. Chamberlain, M. J. Garzaran, and D. Padua. Using the High Productivity Language Chapel to target GPGPU architectures. Technical report, UIUC Dept. of Computer Science, 2011."},{"key":"e_1_3_2_1_20_1","unstructured":"TOP500.org. The Top 500. URL http:\/\/www.top500.org\/.  TOP500.org. The Top 500. URL http:\/\/www.top500.org\/."},{"key":"e_1_3_2_1_21_1","unstructured":"x10 lang.org. X10 2.1 cuda. URL http:\/\/docs.codehaus.org\/display\/XTENLANG\/X10+2.1+CUDA.  x10 lang.org. X10 2.1 cuda. URL http:\/\/docs.codehaus.org\/display\/XTENLANG\/X10+2.1+CUDA."}],"event":{"name":"PACT '12: International Conference on Parallel Architectures and Compilation Techniques","location":"Minneapolis Minnesota USA","acronym":"PACT '12","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 21st international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370824","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2370816.2370824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:17Z","timestamp":1750239257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370824"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,19]]},"references-count":21,"alternative-id":["10.1145\/2370816.2370824","10.1145\/2370816"],"URL":"https:\/\/doi.org\/10.1145\/2370816.2370824","relation":{},"subject":[],"published":{"date-parts":[[2012,9,19]]},"assertion":[{"value":"2012-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}