{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:43Z","timestamp":1750307083427,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":50,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,9,19]],"date-time":"2012-09-19T00:00:00Z","timestamp":1348012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,19]]},"DOI":"10.1145\/2370816.2370829","type":"proceedings-article","created":{"date-parts":[[2012,9,25]],"date-time":"2012-09-25T23:48:43Z","timestamp":1348616923000},"page":"75-86","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["XPoint cache"],"prefix":"10.1145","author":[{"given":"Ronald G.","family":"Dreslinski","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Manville","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Korey","family":"Sewell","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reetuparna","family":"Das","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nathaniel","family":"Pinckney","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The Ninth International Symposium on High-Performance Computer Architecture","author":"Alameldeen A.","year":"2003","unstructured":"A. Alameldeen and D. Wood . Variability in architectural simulations of multi-threaded workloads . In The Ninth International Symposium on High-Performance Computer Architecture , Feb 2003 . A. Alameldeen and D. Wood. Variability in architectural simulations of multi-threaded workloads. In The Ninth International Symposium on High-Performance Computer Architecture, Feb 2003."},{"key":"e_1_3_2_1_2_1","volume-title":"http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php","author":"Ltd ARM","year":"2011","unstructured":"ARM Ltd . http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php , 2011 . ARM Ltd. http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php, 2011."},{"key":"e_1_3_2_1_3_1","volume-title":"Microprocessor Report","author":"Baron M.","year":"2007","unstructured":"M. Baron . Tilera's Cores Communicate Better : Mesh Networks and Distributed Memory Reduce Contention Among Cores . Microprocessor Report , 2007 . M. Baron. Tilera's Cores Communicate Better: Mesh Networks and Distributed Memory Reduce Contention Among Cores. Microprocessor Report, 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(92)90002-B"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_8_1","volume-title":"Signal Processing Magazine","author":"Blake G.","year":"2009","unstructured":"G. Blake , R. Dreslinski , and T. Mudge . A survey of multicore processors . In Signal Processing Magazine . IEEE , 2009 . G. Blake, R. Dreslinski, and T. Mudge. A survey of multicore processors. In Signal Processing Magazine. IEEE, 2009."},{"key":"e_1_3_2_1_9_1","volume-title":"Dynamic verification of cache coherence protocols","author":"Cantin J. F.","year":"2001","unstructured":"J. F. Cantin , M. H. Lipasti , and J. E. Smith . Dynamic verification of cache coherence protocols , 2001 . J. F. Cantin, M. H. Lipasti, and J. E. Smith. Dynamic verification of cache coherence protocols, 2001."},{"key":"e_1_3_2_1_10_1","volume-title":"scalable, shared-memory multiprocessors","author":"Carlton M. J.","year":"1995","unstructured":"M. J. Carlton . Multiple-bus , scalable, shared-memory multiprocessors , 1995 . M. J. Carlton. Multiple-bus, scalable, shared-memory multiprocessors, 1995."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.653032"},{"key":"e_1_3_2_1_12_1","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann","author":"Culler D.","year":"1998","unstructured":"D. Culler , J. Singh , and A. Gupta . Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann , 1998 . The Morgan Kaufmann Series in Computer Architecture and Design. D. Culler, J. Singh, and A. Gupta. Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann, 1998. The Morgan Kaufmann Series in Computer Architecture and Design."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751884"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/645461.654859"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.75139"},{"key":"e_1_3_2_1_16_1","first-page":"247","volume-title":"Correct Hardware Design and Verification Methods (CHARME'03), LNCS 2860","author":"Emerson E. A.","year":"2003","unstructured":"E. A. Emerson and V. Kahlon . Exact and efficient verification of parameterized cache coherence protocols . In Correct Hardware Design and Verification Methods (CHARME'03), LNCS 2860 , pages 247 -- 262 . Springer , 2003 . E. A. Emerson and V. Kahlon. Exact and efficient verification of parameterized cache coherence protocols. In Correct Hardware Design and Verification Methods (CHARME'03), LNCS 2860, pages 247--262. Springer, 2003."},{"key":"e_1_3_2_1_17_1","volume-title":"Centip3De: A 3930 dmips\/w configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores. To appear in IEEE International Solid-State Circuits Conference","author":"Fick D.","year":"2012","unstructured":"D. Fick , R. Dreslinski , B. Giridhar , G. Kim , S. Seo , M. Fojtik , S. Satpathy , Y. Lee , D. Kim , N. Liu , M. Wieckowski , G. Chen , T. Mudge , D. Sylvester , and D. Blaauw . Centip3De: A 3930 dmips\/w configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores. To appear in IEEE International Solid-State Circuits Conference , San Francisco, CA , 2012 , 2012. D. Fick, R. Dreslinski, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski, G. Chen, T. Mudge, D. Sylvester, and D. Blaauw. Centip3De: A 3930 dmips\/w configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores. To appear in IEEE International Solid-State Circuits Conference, San Francisco, CA, 2012, 2012."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1994.323177"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022921522163"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842801"},{"key":"e_1_3_2_1_21_1","first-page":"1","volume-title":"Control and Computing (PACC)","author":"Ghosh S.","year":"2011","unstructured":"S. Ghosh , J. Ghosh , and S. Ray . Architecture of configurable k-way c-access interleaved memory. In Process Automation , Control and Computing (PACC) , pages 1 -- 5 , july 2011 . S. Ghosh, J. Ghosh, and S. Ray. Architecture of configurable k-way c-access interleaved memory. In Process Automation, Control and Computing (PACC), pages 1--5, july 2011."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514222"},{"key":"e_1_3_2_1_23_1","volume-title":"White Paper","author":"Gupta S.","year":"2004","unstructured":"S. Gupta , M. Hibert , S. Hong , and R. Patti . Techniques for producing 3D ICs with high-density interconnect . White Paper , 2004 . S. Gupta, M. Hibert, S. Hong, and R. Patti. Techniques for producing 3D ICs with high-density interconnect. White Paper, 2004."},{"key":"e_1_3_2_1_24_1","volume-title":"HotChips 23: A Symposium on High-Performance Chips","author":"Haring R.","year":"2011","unstructured":"R. Haring . The IBM Blue Gene\/Q Compute chip+SIMD floating-point unit . In HotChips 23: A Symposium on High-Performance Chips , 2011 . R. Haring. The IBM Blue Gene\/Q Compute chip+SIMD floating-point unit. In HotChips 23: A Symposium on High-Performance Chips, 2011."},{"volume-title":"Intel core2 extreme processor x6800 and intel core2 duo desktop processor e6000 and e4000 sequence","year":"2008","key":"e_1_3_2_1_25_1","unstructured":"Intel. Intel core2 extreme processor x6800 and intel core2 duo desktop processor e6000 and e4000 sequence , 2008 . Intel. Intel core2 extreme processor x6800 and intel core2 duo desktop processor e6000 and e4000 sequence, 2008."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232000"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196116"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"e_1_3_2_1_29_1","volume-title":"3D-MAPS: 3D massively parallel processor with stacked memory. To appear in IEEE International Solid-State Circuits Conference","author":"Kim D. H.","year":"2012","unstructured":"D. H. Kim , K. Athikulwongse , M. B. Healy , M. M. Hossain , M. Jung , I. Khorosh , G. Kumar , Y.-J. Lee , D. L. Lewis , T.-W. Lin , C. Liu , S. Panth , M. Pathak , M. Ren , G. Shen , T. Song , D. H. Woo , X. Zhao , J. Kim , H. Choi , G. H. Loh , H.-H. S. Lee , and S. K. Lim . 3D-MAPS: 3D massively parallel processor with stacked memory. To appear in IEEE International Solid-State Circuits Conference , San Francisco, CA , 2012 , 2012. D. H. Kim, K. Athikulwongse, M. B. Healy, M. M. Hossain, M. Jung, I. Khorosh, G. Kumar, Y.-J. Lee, D. L. Lewis, T.-W. Lin, C. Liu, S. Panth, M. Pathak, M. Ren, G. Shen, T. Song, D. H. Woo, X. Zhao, J. Kim, H. Choi, G. H. Loh, H.-H. S. Lee, and S. K. Lim. 3D-MAPS: 3D massively parallel processor with stacked memory. To appear in IEEE International Solid-State Circuits Conference, San Francisco, CA, 2012, 2012."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250680"},{"key":"e_1_3_2_1_31_1","volume-title":"Protocol verification using flows: An industrial experience","author":"Leary J.","year":"2009","unstructured":"J. Leary , M. Talupur , and M. R. Tuttle . Protocol verification using flows: An industrial experience . In IEEE Formal Methods in Computer-Aided Design , 2009 . J. Leary, M. Talupur, and M. R. Tuttle. Protocol verification using flows: An industrial experience. In IEEE Formal Methods in Computer-Aided Design, 2009."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605401"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.18"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346193"},{"key":"e_1_3_2_1_36_1","unstructured":"R. Merritt. Inside Intel's Sandy Bridge architecture.  R. Merritt. Inside Intel's Sandy Bridge architecture."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"e_1_3_2_1_38_1","volume-title":"Automatic deductive verification with invisible invariants","author":"Pnueli A.","year":"2001","unstructured":"A. Pnueli , S. Ruah , and L. Zuck . Automatic deductive verification with invisible invariants , 2001 . A. Pnueli, S. Ruah, and L. Zuck. Automatic deductive verification with invisible invariants, 2001."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/248621.248624"},{"key":"e_1_3_2_1_40_1","volume-title":"ACM Fall Joint Computer Conference","author":"Schanin J.","year":"1986","unstructured":"J. Schanin . The design and development of a very high speed system bus - the encore multimax nanobus . In ACM Fall Joint Computer Conference , 1986 . J. Schanin. The design and development of a very high speed system bus - the encore multimax nanobus. In ACM Fall Joint Computer Conference, 1986."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148884"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209938"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.55502"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416639"},{"key":"e_1_3_2_1_46_1","first-page":"266","volume-title":"In International Symposium on Computer Architecture","author":"Winsor D.","year":"1987","unstructured":"D. Winsor and T. N. Mudge . Crosspoint cache architectures . In In International Symposium on Computer Architecture , pages 266 -- 269 , 1987 . D. Winsor and T. N. Mudge. Crosspoint cache architectures. In In International Symposium on Computer Architecture, pages 266--269, 1987."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.57906"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.11"}],"event":{"name":"PACT '12: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Minneapolis Minnesota USA","acronym":"PACT '12"},"container-title":["Proceedings of the 21st international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370829","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2370816.2370829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:17Z","timestamp":1750239257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370829"}},"subtitle":["scaling existing bus-based coherence protocols for 2D and 3D many-core systems"],"short-title":[],"issued":{"date-parts":[[2012,9,19]]},"references-count":50,"alternative-id":["10.1145\/2370816.2370829","10.1145\/2370816"],"URL":"https:\/\/doi.org\/10.1145\/2370816.2370829","relation":{},"subject":[],"published":{"date-parts":[[2012,9,19]]},"assertion":[{"value":"2012-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}