{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:58Z","timestamp":1763468098044,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,9,19]],"date-time":"2012-09-19T00:00:00Z","timestamp":1348012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,19]]},"DOI":"10.1145\/2370816.2370838","type":"proceedings-article","created":{"date-parts":[[2012,9,25]],"date-time":"2012-09-25T23:48:43Z","timestamp":1348616923000},"page":"147-156","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Enhancing performance optimization of multicore chips and multichip nodes with data structure metrics"],"prefix":"10.1145","author":[{"given":"Ashay","family":"Rane","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"given":"James","family":"Browne","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD Barcelona Processor Cache Architecture. http:\/\/developer.amd.com\/documentation\/articles\/pages\/8142007173.aspx.  AMD Barcelona Processor Cache Architecture. http:\/\/developer.amd.com\/documentation\/articles\/pages\/8142007173.aspx."},{"key":"e_1_3_2_1_2_1","unstructured":"GCC 4.6.2 manual. http:\/\/gcc.gnu.org\/onlinedocs\/gcc-4.6.2\/gcc\/.  GCC 4.6.2 manual. http:\/\/gcc.gnu.org\/onlinedocs\/gcc-4.6.2\/gcc\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel C Compiler Manual. http:\/\/software.intel.com\/sites\/products\/documentation\/hpc\/compilerpro\/en-us\/cpp\/lin\/compiler_c\/copts\/common_options\/option_fp_lcase.htm.  Intel C Compiler Manual. http:\/\/software.intel.com\/sites\/products\/documentation\/hpc\/compilerpro\/en-us\/cpp\/lin\/compiler_c\/copts\/common_options\/option_fp_lcase.htm."},{"key":"e_1_3_2_1_4_1","unstructured":"Linux support for NUMA hardware. http:\/\/lse.sourceforge.net\/numa\/faq\/.  Linux support for NUMA hardware. http:\/\/lse.sourceforge.net\/numa\/faq\/."},{"key":"e_1_3_2_1_5_1","unstructured":"Longhorn User Guide. http:\/\/www.tacc.utexas.edu\/user-services\/user-guides\/.  Longhorn User Guide. http:\/\/www.tacc.utexas.edu\/user-services\/user-guides\/."},{"key":"e_1_3_2_1_6_1","unstructured":"PerfExpert. http:\/\/www.tacc.utexas.edu\/perfexpert.  PerfExpert. http:\/\/www.tacc.utexas.edu\/perfexpert."},{"key":"e_1_3_2_1_7_1","unstructured":"Ranger User Guide. http:\/\/www.tacc.utexas.edu\/user-services\/user-guides\/.  Ranger User Guide. http:\/\/www.tacc.utexas.edu\/user-services\/user-guides\/."},{"key":"e_1_3_2_1_8_1","unstructured":"The ASCI Sweep3D Benchmark Code. DOE Accelerated Strategic Computing Initiative. http:\/\/www.c3.lanl.gov\/pal\/software\/sweep3d\/sweep3d_readme.html.  The ASCI Sweep3D Benchmark Code. DOE Accelerated Strategic Computing Initiative. http:\/\/www.c3.lanl.gov\/pal\/software\/sweep3d\/sweep3d_readme.html."},{"key":"e_1_3_2_1_9_1","unstructured":"ThreadSpotter. http:\/\/www.roguewave.com\/.  ThreadSpotter. http:\/\/www.roguewave.com\/."},{"key":"e_1_3_2_1_10_1","first-page":"386","volume-title":"Proceedings of the Scalable High Performance Computing Conference","author":"Bailey D. H.","year":"1992","unstructured":"D. H. Bailey , E. Barszcz , L. Dagum , and H. D. Simon . NAS Parallel Benchmark Results 3-94 . Proceedings of the Scalable High Performance Computing Conference , pages 386 -- 393 , 1992 . D. H. Bailey, E. Barszcz, L. Dagum, and H. D. Simon. NAS Parallel Benchmark Results 3-94. Proceedings of the Scalable High Performance Computing Conference, pages 386--393, 1992."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/11847366_23"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.57"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.41"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266828"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"volume-title":"Intel Processor Identification and the CPUID Instruction. Journal On The Theory Of Ordered Sets And Its Applications, (August)","year":"2009","key":"e_1_3_2_1_17_1","unstructured":"Intel. Intel Processor Identification and the CPUID Instruction. Journal On The Theory Of Ordered Sets And Its Applications, (August) , 2009 . Intel. Intel Processor Identification and the CPUID Instruction. Journal On The Theory Of Ordered Sets And Its Applications, (August), 2009."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050168"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_15"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_21_1","volume-title":"Bochs IA-32 Emulator Project","author":"Lawton K.","year":"2004","unstructured":"K. Lawton . Bochs IA-32 Emulator Project , 2004 . K. Lawton. Bochs IA-32 Emulator Project, 2004."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2190025.2190064"},{"key":"e_1_3_2_1_23_1","volume-title":"In Proceedings of the Symposium of the Las Alamos Computer Science Institute","author":"Marin G.","year":"2005","unstructured":"G. Marin . Scalable cross-architecture predictions of memory hierarchy response for scientific applications . In In Proceedings of the Symposium of the Las Alamos Computer Science Institute , Sante Fe , 2005 . G. Marin. Scalable cross-architecture predictions of memory hierarchy response for scientific applications. In In Proceedings of the Symposium of the Las Alamos Computer Science Institute, Sante Fe, 2005."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275571.1275600"},{"key":"e_1_3_2_1_25_1","first-page":"53","volume-title":"Measurement","author":"Schuff D. L.","year":"2010","unstructured":"D. L. Schuff , M. Kulkarni , V. S. Pai , and W. Lafayette . Accelerating Multicore Reuse Distance Analysis with Sampling and Parallelization . Measurement , pages 53 -- 63 , 2010 . D. L. Schuff, M. Kulkarni, V. S. Pai, and W. Lafayette. Accelerating Multicore Reuse Distance Analysis with Sampling and Parallelization. Measurement, pages 53--63, 2010."},{"key":"e_1_3_2_1_26_1","volume-title":"Multicore-aware reuse distance analysis. Measurement, page 8 pp","author":"Schuff D. L.","year":"2010","unstructured":"D. L. Schuff , B. S. Parsons , and V. S. Pai . Multicore-aware reuse distance analysis. Measurement, page 8 pp ., 2010 . D. L. Schuff, B. S. Parsons, and V. S. Pai. Multicore-aware reuse distance analysis. Measurement, page 8 pp., 2010."},{"key":"e_1_3_2_1_27_1","volume-title":"International Conference on Parallel and Distributed Processing Techniques and Applications","author":"Sopeju O. A.","year":"2011","unstructured":"O. A. Sopeju , M. Burtscher , A. Rane , and J. Browne . AutoSCOPE : Automatic Suggestions for Code Optimizations using PerfExpert . International Conference on Parallel and Distributed Processing Techniques and Applications , 2011 . O. A. Sopeju, M. Burtscher, A. Rane, and J. Browne. AutoSCOPE : Automatic Suggestions for Code Optimizations using PerfExpert. International Conference on Parallel and Distributed Processing Techniques and Applications, 2011."},{"key":"e_1_3_2_1_29_1","volume-title":"PARA08: Workshop on State-of-the-Art in Scientific and Parallel Computing","author":"Weinberg J.","year":"2008","unstructured":"J. Weinberg and A. Snavely . Chameleon: A framework for observing, understanding, and imitating the memory behavior of applications . In PARA08: Workshop on State-of-the-Art in Scientific and Parallel Computing , Trondheim, Norway. Citeseer , 2008 . J. Weinberg and A. Snavely. Chameleon: A framework for observing, understanding, and imitating the memory behavior of applications. In PARA08: Workshop on State-of-the-Art in Scientific and Parallel Computing, Trondheim, Norway. Citeseer, 2008."}],"event":{"name":"PACT '12: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"Minneapolis Minnesota USA","acronym":"PACT '12"},"container-title":["Proceedings of the 21st international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370838","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2370816.2370838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:17Z","timestamp":1750239257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370838"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,19]]},"references-count":28,"alternative-id":["10.1145\/2370816.2370838","10.1145\/2370816"],"URL":"https:\/\/doi.org\/10.1145\/2370816.2370838","relation":{},"subject":[],"published":{"date-parts":[[2012,9,19]]},"assertion":[{"value":"2012-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}