{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:06:46Z","timestamp":1773414406952,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,9,19]],"date-time":"2012-09-19T00:00:00Z","timestamp":1348012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,19]]},"DOI":"10.1145\/2370816.2370860","type":"proceedings-article","created":{"date-parts":[[2012,9,25]],"date-time":"2012-09-25T23:48:43Z","timestamp":1348616923000},"page":"293-304","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":46,"title":["Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches"],"prefix":"10.1145","author":[{"given":"Mainak","family":"Chaudhuri","sequence":"first","affiliation":[{"name":"Indian Institute of Technology, Kanpur, India"}]},{"given":"Jayesh","family":"Gaur","sequence":"additional","affiliation":[{"name":"Intel Architecture Group, Bangalore, India"}]},{"given":"Nithiyanandan","family":"Bashyam","sequence":"additional","affiliation":[{"name":"Intel Architecture Group, Bangalore, India"}]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[{"name":"Intel Architecture Group, Bangalore, India"}]},{"given":"Joseph","family":"Nuzman","sequence":"additional","affiliation":[{"name":"Intel Architecture Group, Haifa, Israel"}]}],"member":"320","published-online":{"date-parts":[[2012,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669164"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"e_1_3_2_1_4_1","volume-title":"7th Annual Workshop on Duplicating, Deconstructing, and Debunking, held in conjunction with the 35th International Symposium on Computer Architecture","author":"Garde R. V.","year":"2008","unstructured":"R. V. Garde , S. Subramaniam , and G. H. Loh . Deconstructing the Inefficacy of Global Cache Replacement Policies . In 7th Annual Workshop on Duplicating, Deconstructing, and Debunking, held in conjunction with the 35th International Symposium on Computer Architecture , June 2008 . R. V. Garde, S. Subramaniam, and G. H. Loh. Deconstructing the Inefficacy of Global Cache Replacement Policies. In 7th Annual Workshop on Duplicating, Deconstructing, and Debunking, held in conjunction with the 35th International Symposium on Computer Architecture, June 2008."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545239"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169030"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854333"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168947"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014862"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_23_1","first-page":"321","volume-title":"FLEXclusion: Balancing Cache Capacity and On-chip Bandwidth with Flexible Exclusion. In Proceedings of the 39th IEEE\/ACM International Symposium on Computer Architecture","author":"Sim J.","year":"2012","unstructured":"J. Sim FLEXclusion: Balancing Cache Capacity and On-chip Bandwidth with Flexible Exclusion. In Proceedings of the 39th IEEE\/ACM International Symposium on Computer Architecture , pages 321 -- 332 , June 2012 . J. Sim et al. FLEXclusion: Balancing Cache Capacity and On-chip Bandwidth with Flexible Exclusion. In Proceedings of the 39th IEEE\/ACM International Symposium on Computer Architecture, pages 321--332, June 2012."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_26_1","volume-title":"Cache Replacement Policy Revisited. In 6th Annual Workshop on Duplicating, Deconstructing, and Debunking, held in conjunction with the 34th International Symposium on Computer Architecture","author":"Zahran M.","year":"2007","unstructured":"M. Zahran . Cache Replacement Policy Revisited. In 6th Annual Workshop on Duplicating, Deconstructing, and Debunking, held in conjunction with the 34th International Symposium on Computer Architecture , June 2007 . M. Zahran. Cache Replacement Policy Revisited. In 6th Annual Workshop on Duplicating, Deconstructing, and Debunking, held in conjunction with the 34th International Symposium on Computer Architecture, June 2007."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787315"}],"event":{"name":"PACT '12: International Conference on Parallel Architectures and Compilation Techniques","location":"Minneapolis Minnesota USA","acronym":"PACT '12","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 21st international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370860","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2370816.2370860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:17Z","timestamp":1750239257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370860"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,19]]},"references-count":27,"alternative-id":["10.1145\/2370816.2370860","10.1145\/2370816"],"URL":"https:\/\/doi.org\/10.1145\/2370816.2370860","relation":{},"subject":[],"published":{"date-parts":[[2012,9,19]]},"assertion":[{"value":"2012-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}