{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T07:42:37Z","timestamp":1774942957912,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,9,19]],"date-time":"2012-09-19T00:00:00Z","timestamp":1348012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,19]]},"DOI":"10.1145\/2370816.2370865","type":"proceedings-article","created":{"date-parts":[[2012,9,25]],"date-time":"2012-09-25T23:48:43Z","timestamp":1348616923000},"page":"335-344","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":343,"title":["Multi2Sim"],"prefix":"10.1145","author":[{"given":"Rafael","family":"Ubal","sequence":"first","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]},{"given":"Byunghyun","family":"Jang","sequence":"additional","affiliation":[{"name":"University of Mississippi, University, MS, USA"}]},{"given":"Perhaad","family":"Mistry","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]},{"given":"Dana","family":"Schaa","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]},{"given":"David","family":"Kaeli","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD Accelerated Parallel Processing (APP) Software Development Kit (SDK). http:\/\/developer.amd.com\/sdks\/amdappsdk\/.  AMD Accelerated Parallel Processing (APP) Software Development Kit (SDK). http:\/\/developer.amd.com\/sdks\/amdappsdk\/."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD Accelerated Parallel Processing OpenCL Programming Guide (v1.3c).  AMD Accelerated Parallel Processing OpenCL Programming Guide (v1.3c)."},{"key":"e_1_3_2_1_3_1","unstructured":"AMD Evergreen Family Instruction Set Arch. (v1.0d). http:\/\/developer.amd.com\/sdks\/amdappsdk\/documentation\/.  AMD Evergreen Family Instruction Set Arch. (v1.0d). http:\/\/developer.amd.com\/sdks\/amdappsdk\/documentation\/."},{"key":"e_1_3_2_1_4_1","unstructured":"AMD Intermediate Language (IL) Spec. (v2.0e). http:\/\/developer.amd.com\/sdks\/amdappsdk\/documentation\/.  AMD Intermediate Language (IL) Spec. (v2.0e). http:\/\/developer.amd.com\/sdks\/amdappsdk\/documentation\/."},{"key":"e_1_3_2_1_5_1","unstructured":"Intel Ivy Bridge. http:\/\/ark.intel.com\/products\/codename\/29902\/Ivy-Bridge.  Intel Ivy Bridge. http:\/\/ark.intel.com\/products\/codename\/29902\/Ivy-Bridge."},{"key":"e_1_3_2_1_6_1","unstructured":"NVIDIA PTX: Parallel Thread Execution ISA. http:\/\/developer.nvidia.com\/cuda-downloads\/.  NVIDIA PTX: Parallel Thread Execution ISA. http:\/\/developer.nvidia.com\/cuda-downloads\/."},{"key":"e_1_3_2_1_7_1","unstructured":"OpenCL: The Open Standard for Parallel Programming of Heterogeneous Systems. www.khronos.org\/opencl.  OpenCL: The Open Standard for Parallel Programming of Heterogeneous Systems. www.khronos.org\/opencl."},{"key":"e_1_3_2_1_8_1","unstructured":"The AMD Fusion Family of APUs. http:\/\/fusion.amd.com\/.  The AMD Fusion Family of APUs. http:\/\/fusion.amd.com\/."},{"key":"e_1_3_2_1_9_1","unstructured":"The NVIDIA Denver Project. http:\/\/blogs.nvidia.com\/.  The NVIDIA Denver Project. http:\/\/blogs.nvidia.com\/."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_11_1","volume-title":"6th Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW)","author":"Binkert N. L.","year":"2003","unstructured":"N. L. Binkert , E. G. Hallnor , and S. K. Reinhardt . Network-Oriented Full-System Simulation Using M5 . 6th Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW) , Feb. 2003 . N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-Oriented Full-System Simulation Using M5. 6th Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), Feb. 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2010.43"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.12"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.107"},{"key":"e_1_3_2_1_17_1","unstructured":"M. Houston and M. Mantor. AMD Graphics Core Next. http:\/\/developer.amd.com\/afds\/assets\/presentations\/2620_final.pdf.  M. Houston and M. Mantor. AMD Graphics Core Next. http:\/\/developer.amd.com\/afds\/assets\/presentations\/2620_final.pdf."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"}],"event":{"name":"PACT '12: International Conference on Parallel Architectures and Compilation Techniques","location":"Minneapolis Minnesota USA","acronym":"PACT '12","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 21st international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370865","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2370816.2370865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:17Z","timestamp":1750239257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370865"}},"subtitle":["a simulation framework for CPU-GPU computing"],"short-title":[],"issued":{"date-parts":[[2012,9,19]]},"references-count":18,"alternative-id":["10.1145\/2370816.2370865","10.1145\/2370816"],"URL":"https:\/\/doi.org\/10.1145\/2370816.2370865","relation":{},"subject":[],"published":{"date-parts":[[2012,9,19]]},"assertion":[{"value":"2012-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}