{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T05:22:36Z","timestamp":1767849756506,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,9,19]],"date-time":"2012-09-19T00:00:00Z","timestamp":1348012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,19]]},"DOI":"10.1145\/2370816.2370869","type":"proceedings-article","created":{"date-parts":[[2012,9,25]],"date-time":"2012-09-25T23:48:43Z","timestamp":1348616923000},"page":"367-376","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":142,"title":["A software memory partition approach for eliminating bank-level interference in multicore systems"],"prefix":"10.1145","author":[{"given":"Lei","family":"Liu","sequence":"first","affiliation":[{"name":"Institute of Computing Technology of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Zehan","family":"Cui","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Mingjie","family":"Xing","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Mingyu","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Chengyong","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology of the Chinese Academy of Sciences, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2012,9,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Hewlett-Packed Development Company. Perfmon project. http: \/\/www.hpl.hp.com\/research\/linux\/ perfmon.  Hewlett-Packed Development Company. Perfmon project. http: \/\/www.hpl.hp.com\/research\/linux\/ perfmon."},{"key":"e_1_3_2_1_2_1","unstructured":"Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/cpu2006\/CINT2006\/.  Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/cpu2006\/CINT2006\/."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658649"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531803"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375457.1375484"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815978"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_9_1","volume-title":"IBM Power Aware Systems. Personal Correspondence","author":"Carter J.","year":"2011","unstructured":"J. Carter , IBM Power Aware Systems. Personal Correspondence , 2011 . J. Carter, IBM Power Aware Systems. Personal Correspondence, 2011."},{"key":"e_1_3_2_1_10_1","unstructured":"Z.Cui Y.Zhu Y.Bao and M.Chen. A Fine-grained Component-level power measurement method. In PMP 2011.  Z.Cui Y.Zhu Y.Bao and M.Chen. A Fine-grained Component-level power measurement method. In PMP 2011."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594292"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000107"},{"key":"e_1_3_2_1_13_1","volume-title":"HPCA-8","author":"Suh G. E.","year":"2002","unstructured":"G. E. Suh , S. Devadas , and L. Rudolph . A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning . In HPCA-8 , 2002 . G. E. Suh, S. Devadas, and L. Rudolph. A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning. In HPCA-8, 2002."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1314299.1314301"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_19_1","volume-title":"HPCA-16","author":"Y","year":"2010","unstructured":"Y . Kim et al. A TLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers . In HPCA-16 , 2010 . Y . Kim et al. A TLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA-16, 2010."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"e_1_3_2_1_23_1","volume-title":"HPCA-14","author":"Lin J.","year":"2008","unstructured":"J. Lin , Q. Lu , X. Ding , Z. Zhang , X. Zhang , and P. Sadayappan . Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems . In HPCA-14 , 2008 . J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems. In HPCA-14, 2008."},{"key":"e_1_3_2_1_24_1","volume-title":"RTAS-3","author":"Liedtke J.","year":"1997","unstructured":"J. Liedtke , H. Haertig , and M. Hohmuth . OS-Controlled Cache Predictability for Real-Time Systems . In RTAS-3 , 1997 . J. Liedtke, H. Haertig, and M. Hohmuth. OS-Controlled Cache Predictability for Real-Time Systems. In RTAS-3, 1997."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_26_1","volume-title":"USENIX Security","author":"Moscibroda T.","year":"2007","unstructured":"T. Moscibroda and O. Mutlu . Memory performance attacks: Denial of memory service in multi-core systems . In USENIX Security , 2007 . T. Moscibroda and O. Mutlu. Memory performance attacks: Denial of memory service in multi-core systems. In USENIX Security, 2007."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/1882011.1882045"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054954"},{"key":"e_1_3_2_1_30_1","volume-title":"Micro-44","author":"Prashanth S.","year":"2011","unstructured":"S. Prashanth Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning . In Micro-44 , 2011 . S. Prashanth et al. Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning. In Micro-44, 2011."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.165388"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"}],"event":{"name":"PACT '12: International Conference on Parallel Architectures and Compilation Techniques","location":"Minneapolis Minnesota USA","acronym":"PACT '12","sponsor":["IFIP WG 10.3 IFIP WG 10.3","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCPP IEEE Computer Society Technical Committee on Parallel Processing","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 21st international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370869","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2370816.2370869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:17Z","timestamp":1750239257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2370816.2370869"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,19]]},"references-count":38,"alternative-id":["10.1145\/2370816.2370869","10.1145\/2370816"],"URL":"https:\/\/doi.org\/10.1145\/2370816.2370869","relation":{},"subject":[],"published":{"date-parts":[[2012,9,19]]},"assertion":[{"value":"2012-09-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}