{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:04Z","timestamp":1763468104933,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380356.2380382","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"133-142","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Shared hardware data structures for hard real-time systems"],"prefix":"10.1145","author":[{"given":"Gedare","family":"Bloom","sequence":"first","affiliation":[{"name":"George Washington University, Washington, DC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriel","family":"Parmer","sequence":"additional","affiliation":[{"name":"George Washington University, Washington, DC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bhagirath","family":"Narahari","sequence":"additional","affiliation":[{"name":"George Washington University, Washington, DC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahul","family":"Simha","sequence":"additional","affiliation":[{"name":"George Washington University, Washington, DC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"RTEMS\n  : Real-Time executive for multiprocessor systems. http:\/\/www.rtems.com\/ 2011.  RTEMS: Real-Time executive for multiprocessor systems. http:\/\/www.rtems.com\/ 2011."},{"key":"e_1_3_2_1_2_1","unstructured":"9th DIMACS implementation challenge: Shortest paths. http:\/\/www.dis.uniroma1.it\/challenge9\/download.shtml 2012.  9th DIMACS implementation challenge: Shortest paths. http:\/\/www.dis.uniroma1.it\/challenge9\/download.shtml 2012."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1049\/sej.1993.0034"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832227"},{"key":"e_1_3_2_1_5_1","volume-title":"Work-in-Progress Session. IEEE Real-Time Systems Symposium","author":"Bloom G.","year":"2010","unstructured":"G. Bloom , G. Parmer , B. Narahari , and R. Simha . Real-Time scheduling with hardware data structures . In Work-in-Progress Session. IEEE Real-Time Systems Symposium , Dec. 2010 . G. Bloom, G. Parmer, B. Narahari, and R. Simha. Real-Time scheduling with hardware data structures. In Work-in-Progress Session. IEEE Real-Time Systems Symposium, Dec. 2010."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.748199"},{"key":"e_1_3_2_1_7_1","volume-title":"University of Auckland","author":"Chandra R.","year":"2010","unstructured":"R. Chandra and O. Sinnen . Improving application performance with hardware data structures. Tech. Report Faculty of Engineering, no. 678 , University of Auckland , May 2010 . R. Chandra and O. Sinnen. Improving application performance with hardware data structures. Tech. Report Faculty of Engineering, no. 678, University of Auckland, May 2010."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/646905.710485"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/5684.5686"},{"key":"e_1_3_2_1_10_1","first-page":"210","volume-title":"Real-Time Systems Symposium, IEEE International","author":"Kim B. K.","year":"1997","unstructured":"B. K. Kim and K. Shin . Scalable hardware earliest-deadline-first scheduler for ATM switching networks . In Real-Time Systems Symposium, IEEE International , page 210 , Los Alamitos, CA, USA , 1997 . IEEE Computer Society. B. K. Kim and K. Shin. Scalable hardware earliest-deadline-first scheduler for ATM switching networks. In Real-Time Systems Symposium, IEEE International, page 210, Los Alamitos, CA, USA, 1997. IEEE Computer Society."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944656"},{"key":"e_1_3_2_1_12_1","first-page":"96","volume-title":"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms","author":"Kuacharoen P.","year":"2003","unstructured":"P. Kuacharoen , M. A. Shalan , and V. J. M. III. A configurable hardware scheduler for Real-Time systems . In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms , pages 96 -- 101 , 2003 . P. Kuacharoen, M. A. Shalan, and V. J. M. III. A configurable hardware scheduler for Real-Time systems. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pages 96--101, 2003."},{"key":"e_1_3_2_1_13_1","volume-title":"Dynamic Data Driven Application Systems (DDDAS)","author":"Kumar C.","year":"2012","unstructured":"C. Kumar , S. Vyas , J. Shidal , R. Cytron , C. Gill , J. Zambreno , and P. Jones . Improving system predictability and performance via hardware accelerated data structures . In Dynamic Data Driven Application Systems (DDDAS) , 2012 . C. Kumar, S. Vyas, J. Shidal, R. Cytron, C. Gill, J. Zambreno, and P. Jones. Improving system predictability and performance via hardware accelerated data structures. In Dynamic Data Driven Application Systems (DDDAS), 2012."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250683"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/235141.235145"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2010.04.002"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_18_1","volume-title":"A Comparative Performance Analysis of Real-Time Priority Queues. Master's thesis","author":"Mhatre N.","year":"2001","unstructured":"N. Mhatre . A Comparative Performance Analysis of Real-Time Priority Queues. Master's thesis , The Florida State University , 2001 . N. Mhatre. A Comparative Performance Analysis of Real-Time Priority Queues. Master's thesis, The Florida State University, 2001."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/523983.828368"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008145215849"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266692"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.1999.801754"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736055"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/956418.956619"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248418.2248425"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.21"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.21"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/373574.373576"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1879021.1879030"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the tenth ACM international conference on Embedded software"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380356.2380382","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380356.2380382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:14Z","timestamp":1750238474000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380356.2380382"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":30,"alternative-id":["10.1145\/2380356.2380382","10.1145\/2380356"],"URL":"https:\/\/doi.org\/10.1145\/2380356.2380382","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}