{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:25Z","timestamp":1750307065246,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380403.2380426","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"101-110","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Function inlining and loop unrolling for loop acceleration in reconfigurable processors"],"prefix":"10.1145","author":[{"given":"Narasinga Rao","family":"Miniskar","sequence":"first","affiliation":[{"name":"Samsung India Software Operations Pvt. Ltd, Bengaluru, India"}]},{"given":"Pankaj Shailendra","family":"Gode","sequence":"additional","affiliation":[{"name":"Samsung India Software Operations Pvt. Ltd, Bengaluru, India"}]},{"given":"Soma","family":"Kohli","sequence":"additional","affiliation":[{"name":"Samsung India Software Operations Pvt. Ltd, Bengaluru, India"}]},{"given":"Donghoon","family":"Yoo","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Giheung, Maryland, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"},{"key":"e_1_3_2_1_2_1","unstructured":"W. J. Lee S.-O. Woo K.-T. Kwon S.-J. Son K.-J. Min G.-J. Jang C.-H. Lee S.-Y. Jung C.-M. Park and S.-H. Lee \"A scalable gpu architecture based on dynamically reconfigurable embedded processor \" Aug 2011.  W. J. Lee S.-O. Woo K.-T. Kwon S.-J. Son K.-J. Min G.-J. Jang C.-H. Lee S.-Y. Jung C.-M. Park and S.-H. Lee \"A scalable gpu architecture based on dynamically reconfigurable embedded processor \" Aug 2011."},{"key":"e_1_3_2_1_3_1","first-page":"519","volume-title":"1998 IEEE Workshop on, oct","author":"Sair S.","year":"1998"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.v18:11"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967699"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_7_1","unstructured":"H. Myler and A. Weekes Computer Imaging Recipes in C. Prentice Hall NJ 1993.   H. Myler and A. Weekes Computer Imaging Recipes in C. Prentice Hall NJ 1993."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/850941.852899"},{"key":"e_1_3_2_1_9_1","first-page":"391","volume-title":"DATE '07","author":"Kurra S.","year":"2007"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"B. Mei S. Vernalde D. Verkest H. De Man and R. Lauwereins \"Adres: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix \" vol. 2778 pp. 61--70 2003.  B. Mei S. Vernalde D. Verkest H. De Man and R. Lauwereins \"Adres: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix \" vol. 2778 pp. 61--70 2003.","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"e_1_3_2_1_11_1","first-page":"193","volume-title":"Heidelberg: Springer-Verlag","author":"Raghavan P.","year":"2008"}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380403.2380426","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380403.2380426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380403.2380426"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":11,"alternative-id":["10.1145\/2380403.2380426","10.1145\/2380403"],"URL":"https:\/\/doi.org\/10.1145\/2380403.2380426","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}