{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T12:08:17Z","timestamp":1752667697170,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380403.2380431","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"141-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["When less is more (LIMO):controlled parallelism forimproved efficiency"],"prefix":"10.1145","author":[{"given":"Gaurav","family":"Chadha","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Satish","family":"Narayanasamy","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/277851.277897"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSIE.2009.175"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545241"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1610252.1610270"},{"volume-title":"Intel turbo boost technology in intel core microarchitecture (nehalem) based processors","year":"2008","key":"e_1_3_2_1_11_1","unstructured":"Intel. Intel turbo boost technology in intel core microarchitecture (nehalem) based processors , 2008 . Intel. Intel turbo boost technology in intel core microarchitecture (nehalem) based processors, 2008."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065976"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416654"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.55"},{"key":"e_1_3_2_1_15_1","volume-title":"In Proceedings of the Work. on Architectural Support for Gigascale Integration","author":"Kim W.","year":"2007","unstructured":"W. Kim , M. S. Gupta , G. yeon Wei , and D. M. Brooks . Enabling onchip switching regulators for multi-core processors using current staggering . In In Proceedings of the Work. on Architectural Support for Gigascale Integration , 2007 . W. Kim, M. S. Gupta, G. yeon Wei, and D. M. Brooks. Enabling onchip switching regulators for multi-core processors using current staggering. In In Proceedings of the Work. on Architectural Support for Gigascale Integration, 2007."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/876874.878636"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"e_1_3_2_1_20_1","first-page":"34","volume-title":"In Proc. of the IEEE Int. Symp. on Workload Characterization","author":"ap Li M.","year":"2005","unstructured":"M. l ap Li , R. Sasanka , S. V. Adve , Y. kuang Chen , and E. Debes . The alpbench benchmark suite for complex multimedia applications . In In Proc. of the IEEE Int. Symp. on Workload Characterization , pages 34 -- 45 , 2005 . M. lap Li, R. Sasanka, S. V. Adve, Y. kuang Chen, and E. Debes. The alpbench benchmark suite for complex multimedia applications. In In Proc. of the IEEE Int. Symp. on Workload Characterization, pages 34--45, 2005."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.17"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815996"},{"key":"e_1_3_2_1_23_1","first-page":"77","volume-title":"HPCA'06","author":"Li J.","year":"2006","unstructured":"J. Li and J. F. Martinez . Dynamic power-performance adaptation of parallel computation on chip multiprocessors . In HPCA'06 , pages 77 -- 87 , 2006 . J. Li and J. F. Martinez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In HPCA'06, pages 77--87, 2006."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755930"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"e_1_3_2_1_28_1","volume-title":"Fes2: A full-system execution-driven simulator for x86","author":"Neelakantam N.","year":"2008","unstructured":"N. Neelakantam , C. Blundell , J. Devietti , M. M. K. Martin , and C. Zilles . Fes2: A full-system execution-driven simulator for x86 , 2008 . N. Neelakantam, C. Blundell, J. Devietti, M. M. K. Martin, and C. Zilles. Fes2: A full-system execution-driven simulator for x86, 2008."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_30_1","first-page":"117","volume-title":"A new memory monitoring scheme for memory-aware scheduling and partitioning","author":"Suh G. E.","year":"2002","unstructured":"G. E. Suh , S. Devadas , and L. Rudolph . A new memory monitoring scheme for memory-aware scheduling and partitioning . pages 117 -- 128 , 2002 . G. E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. pages 117--128, 2002."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353535.1346317"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508259"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380403.2380431","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380403.2380431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380403.2380431"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":34,"alternative-id":["10.1145\/2380403.2380431","10.1145\/2380403"],"URL":"https:\/\/doi.org\/10.1145\/2380403.2380431","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}