{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:24Z","timestamp":1750307064225,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380403.2380440","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"201-210","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Integrating software caches with scratch pad memory"],"prefix":"10.1145","author":[{"given":"Prasenjit","family":"Chakraborty","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.97"},{"key":"e_1_3_2_1_2_1","volume-title":"LCPC","author":"Balart J.","year":"2007","unstructured":"J. Balart , M. Gonzalez , X. Martorell, and et al. A novel asynchronous software cache implementation for the Cell-BE processor . In LCPC , 2007 . J. Balart, M. Gonzalez, X. Martorell, and et al. A novel asynchronous software cache implementation for the Cell-BE processor. In LCPC, 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_4_1","volume-title":"January","author":"Brash D.","year":"2002","unstructured":"D. Brash . The ARM architecture version 6 (ARMv6). Technical report , January 2002 . D. Brash. The ARM architecture version 6 (ARMv6). Technical report, January 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0145"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024753"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375570"},{"key":"e_1_3_2_1_8_1","volume-title":"LCPC","author":"Chen T.","year":"2006","unstructured":"T. Chen , Z. Sura , K. O'Brien , and K. O'Brien . Optimizing the use of static buffers for DMA on a CELL chip . LCPC , 2006 . T. Chen, Z. Sura, K. O'Brien, and K. O'Brien. Optimizing the use of static buffers for DMA on a CELL chip. LCPC, 2006."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356079"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024937"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1233791.1233799"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996634"},{"key":"e_1_3_2_1_13_1","volume-title":"DATE","author":"Chen M. K. G.","year":"2006","unstructured":"M. K. G. Chen , O. Ozturk and M. Karakoy . Dynamic scratch-pad memory management for irregular array access patterns . In DATE , 2006 . M. K. G. Chen, O. Ozturk and M. Karakoy. Dynamic scratch-pad memory management for irregular array access patterns. In DATE, 2006."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454156"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.1999.749456"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382603"},{"key":"e_1_3_2_1_17_1","volume-title":"IBM, July\/September","author":"Kahle J. A.","year":"2005","unstructured":"J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , and D. Shippy . Introduction to the Cell multiprocessor. Technical report , IBM, July\/September 2005 . J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the Cell multiprocessor. Technical report, IBM, July\/September 2005."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379049"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454157"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.27"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.17"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038731"},{"key":"e_1_3_2_1_23_1","volume-title":"IMS","author":"Moritz C. A.","year":"2000","unstructured":"C. A. Moritz , M. Frank , and S. Amarasinghe . Flexcache: A framework for flexible compiler generated data caching . In IMS , November 2000 . C. A. Moritz, M. Frank, and S. Amarasinghe. Flexcache: A framework for flexible compiler generated data caching. In IMS, November 2000."},{"key":"e_1_3_2_1_24_1","unstructured":"NVIDIA. NVIDIA's next generation CUDA compute architecture: FERMI. Technical report.  NVIDIA. NVIDIA's next generation CUDA compute architecture: FERMI. Technical report."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/787260.787762"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798237"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"key":"e_1_3_2_1_29_1","volume-title":"ICS","author":"Tao L.","year":"2009","unstructured":"L. Tao , L. Haibo, and et al. Dbdb: Optimizing dma transfer for the Cell BE architecture . In ICS , 2009 . L. Tao, L. Haibo, and et al. Dbdb: Optimizing dma transfer for the Cell BE architecture. In ICS, 2009."},{"key":"e_1_3_2_1_30_1","volume-title":"DATE","author":"Udayakumaran S.","year":"2006","unstructured":"S. Udayakumaran and R. Barua . An integrated scratch-pad allocator for affine and non-affine code . In DATE , 2006 . S. Udayakumaran and R. Barua. An integrated scratch-pad allocator for affine and non-affine code. In DATE, 2006."},{"key":"e_1_3_2_1_31_1","unstructured":"UIUC. The LLVM Reference Manual (Version 2.6).  UIUC. The LLVM Reference Manual (Version 2.6)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876456"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119788"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509582"}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380403.2380440","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380403.2380440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380403.2380440"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":34,"alternative-id":["10.1145\/2380403.2380440","10.1145\/2380403"],"URL":"https:\/\/doi.org\/10.1145\/2380403.2380440","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}