{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:24Z","timestamp":1750307064489,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380403.2380442","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"211-212","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Analytical approaches for performance evaluation of networks-on-chip"],"prefix":"10.1145","author":[{"given":"Abbas","family":"Eslami Kiasari","sequence":"first","affiliation":[{"name":"KTH Royal Institute of Technology, Stockholm, Sweden"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology, Stockholm, Sweden"}]},{"given":"Marco","family":"Bekooij","sequence":"additional","affiliation":[{"name":"University of Twente, Enschede, Netherlands"}]},{"given":"Alan","family":"Burns","sequence":"additional","affiliation":[{"name":"University of York, York, United Kingdom"}]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology, Stockholm, Sweden"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Real-Time Systems and Programming Languages","author":"Burns A.","year":"2009","unstructured":"A. Burns and A. Wellings . Real-Time Systems and Programming Languages . Addison-Wesley , 4 th Ed., 2009 . A. Burns and A. Wellings. Real-Time Systems and Programming Languages. Addison-Wesley, 4th Ed., 2009.","edition":"4"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/518857"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/18.61109"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1967701.1967707"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0093"},{"key":"e_1_3_2_1_6_1","volume-title":"Stochastic Network Calculus","author":"Jiang Y.","year":"2008","unstructured":"Y. Jiang and Y. Liu . Stochastic Network Calculus . Springer , 2008 . Y. Jiang and Y. Liu. Stochastic Network Calculus. Springer, 2008."},{"key":"e_1_3_2_1_7_1","article-title":"An analytical latency model for networks-on-chip","author":"Kiasari A. E.","year":"2012","unstructured":"A. E. Kiasari , Z. Lu , and A. Jantsch . An analytical latency model for networks-on-chip . IEEE Transactions on Very Large Scale Integration (VLSI) Systems , Jan. 2012 . doi: 10.1109\/TVLSI.2011.2 178620 10.1109\/TVLSI.2011.2 A. E. Kiasari, Z. Lu, and A. Jantsch. An analytical latency model for networks-on-chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Jan. 2012. doi: 10.1109\/TVLSI.2011.2 178620","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_8_1","unstructured":"A. E. Kiasari A. Jantsch and Z. Lu. Mathematical formalisms for performance evaluation of networks-on-chip. Accepted for publication in the ACM Computing Surveys.  A. E. Kiasari A. Jantsch and Z. Lu. Mathematical formalisms for performance evaluation of networks-on-chip. Accepted for publication in the ACM Computing Surveys."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043572"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397996"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1871329"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278647"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629359"}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380403.2380442","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380403.2380442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380403.2380442"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":13,"alternative-id":["10.1145\/2380403.2380442","10.1145\/2380403"],"URL":"https:\/\/doi.org\/10.1145\/2380403.2380442","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}