{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:25Z","timestamp":1750307065770,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380473","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"151-160","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["DIMSim"],"prefix":"10.1145","author":[{"given":"Mohammad Shihabul","family":"Haque","sequence":"first","affiliation":[{"name":"National University of Singapore, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roshan","family":"Ragel","sequence":"additional","affiliation":[{"name":"University of Peradeniya, Peradeniya, Sri Lanka"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Angelo","family":"Ambrose","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarnalatha","family":"Radhakrishnan","sequence":"additional","affiliation":[{"name":"University of Peradeniya, Peradeniya, Sri Lanka"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel xscale microprocessor data book. www.intel.com.  Intel xscale microprocessor data book. www.intel.com."},{"key":"e_1_3_2_1_2_1","unstructured":"Arm11 processor datasheet. In www.datasheetarchive.com\/ARM11-datasheet.html ARM Limited.  Arm11 processor datasheet. In www.datasheetarchive.com\/ARM11-datasheet.html ARM Limited."},{"key":"e_1_3_2_1_3_1","unstructured":"Arm9 processor datasheet. In www.datasheetarchive.com\/ARM9-datasheet.html ARM Limited.  Arm9 processor datasheet. In www.datasheetarchive.com\/ARM9-datasheet.html ARM Limited."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.134"},{"key":"e_1_3_2_1_5_1","volume-title":"Intel core i7--800 processor serioes and intel core i5--700 processor series based on intel microarchitecture (nehalem). Intel White Paper","author":"Casazza J.","year":"2009","unstructured":"J. Casazza . Intel core i7--800 processor serioes and intel core i5--700 processor series based on intel microarchitecture (nehalem). Intel White Paper , Intel Corporation , USA , 2009 . J. Casazza. Intel core i7--800 processor serioes and intel core i5--700 processor series based on intel microarchitecture (nehalem). Intel White Paper, Intel Corporation, USA, 2009."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.689650"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2011.6088526"},{"key":"e_1_3_2_1_8_1","unstructured":"J. Edler and M. D. Hill. Dinero iv trace-driven uniprocessor cache simulator. http:\/\/www.cs.wisc.edu\/ markhill\/DineroIV\/ 2004.  J. Edler and M. D. Hill. Dinero iv trace-driven uniprocessor cache simulator. http:\/\/www.cs.wisc.edu\/ markhill\/DineroIV\/ 2004."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804107"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.SIMUTOOLS2009.5562"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132357"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629476"},{"key":"e_1_3_2_1_13_1","volume-title":"WSC","author":"Heidelberger P.","year":"1990","unstructured":"P. Heidelberger and H. S. Stone . Parallel trace-driven cache simulation by time partitioning . In WSC , 1990 . P. Heidelberger and H. S. Stone. Parallel trace-driven cache simulation by time partitioning. In WSC, 1990."},{"key":"e_1_3_2_1_14_1","first-page":"397","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J.","year":"2011","unstructured":"J. Hennessy and D. Patterson . Computer Architecture: A Quantitative Approach , pages 397 -- 398 . The Morgan Kaufmann Series in Computer Architecture and Design Series. Elsevier Science & Technology , 2011 . J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach, pages 397--398. The Morgan Kaufmann Series in Computer Architecture and Design Series. Elsevier Science & Technology, 2011."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105739"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118482"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.286300"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.8699"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006227"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151081"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1189756.1189758"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148884"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/200912.200918"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509815"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/98460.98497"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/301177.301496"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_3_2_1_29_1","unstructured":"Xtensa. Xtensa lx2 product brief. www.tensilica.com.  Xtensa. Xtensa lx2 product brief. www.tensilica.com."},{"key":"e_1_3_2_1_30_1","unstructured":"XTMP. The xtensa modeling protocol and xtensa systemc modeling for fast system modeling and simulation. www.tensilica.com.  XTMP. The xtensa modeling protocol and xtensa systemc modeling for fast system modeling and simulation. www.tensilica.com."},{"key":"e_1_3_2_1_31_1","volume-title":"ASPDAC","author":"Zang W.","year":"2011","unstructured":"W. Zang and A. Gordon-Ross . T-spacs: a two-level single-pass cache simulation methodology . In ASPDAC , 2011 . W. Zang and A. Gordon-Ross. T-spacs: a two-level single-pass cache simulation methodology. In ASPDAC, 2011."}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380473","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380473"}},"subtitle":["a rapid two-level cache simulation approach for deadline-based MPSoCs"],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":31,"alternative-id":["10.1145\/2380445.2380473","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380473","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}