{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:26:09Z","timestamp":1761895569140,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380475","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"161-170","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture"],"prefix":"10.1145","author":[{"given":"Zhiliang","family":"Qian","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}]},{"given":"Paul","family":"Bogdan","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, Pennsylvania, USA"}]},{"given":"Guopeng","family":"Wei","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, Pennsylvania, USA"}]},{"given":"Chi-Ying","family":"Tsui","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, Hong Kong"}]},{"given":"Radu","family":"Marculescu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, Pennsylvania, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"256","volume-title":"Automation & Test in Europe Conf. & Exhibition (DATE)","author":"Al Faruque M.A.","year":"2009","unstructured":"M.A. Al Faruque , T. Ebi , J. Henkel , \"Configurable links for runtime adaptive on-chip communication,\" Design , Automation & Test in Europe Conf. & Exhibition (DATE) , pp. 256 -- 261 , 2009 . M.A. Al Faruque, T. Ebi, J. Henkel, \"Configurable links for runtime adaptive on-chip communication,\" Design, Automation & Test in Europe Conf. & Exhibition (DATE), pp. 256--261, 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2006.321278"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2111270"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.41"},{"key":"e_1_3_2_1_6_1","first-page":"203","volume-title":"Symp. on High Performance Computer Architecture (HPCA)","author":"Gratz P.","year":"2008","unstructured":"P. Gratz , B. Grot , S.W. Keckler , \"Regional congestion awareness for load balance in networks-on-chip,\" 14th Intl . Symp. on High Performance Computer Architecture (HPCA) , pp. 203 -- 214 , 2008 . P. Gratz, B. Grot, S.W. Keckler, \"Regional congestion awareness for load balance in networks-on-chip,\" 14th Intl. Symp. on High Performance Computer Architecture (HPCA), pp.203--214, 2008."},{"key":"e_1_3_2_1_7_1","first-page":"163","volume-title":"Symp. on High Performance Computer Architecture (HPCA)","author":"Grot B.","year":"2009","unstructured":"B. Grot , J. Hestness , S.W. Keckler , O. Mutlu , \"Express Cube Topologies for on-Chip Interconnects,\" 15th Intl . Symp. on High Performance Computer Architecture (HPCA) , pp. 163 -- 174 , 2009 . B. Grot, J. Hestness, S.W. Keckler, O. Mutlu, \"Express Cube Topologies for on-Chip Interconnects,\" 15th Intl. Symp. on High Performance Computer Architecture (HPCA), pp.163--174, 2009."},{"key":"e_1_3_2_1_8_1","volume-title":"Network on chip: an architecture for billion transistor era,\" IEEE NorChip Conf","author":"Hemani A.","year":"2000","unstructured":"A. Hemani , \" Network on chip: an architecture for billion transistor era,\" IEEE NorChip Conf ., 2000 . A. Hemani et al., \"Network on chip: an architecture for billion transistor era,\" IEEE NorChip Conf., 2000."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.18"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2086930"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000113"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"e_1_3_2_1_14_1","volume-title":"Automation & Test in Europe Conf. & Exhibition (DATE)","author":"Qian Z.-L.","year":"2012","unstructured":"Z.-L. Qian , Y.F. Teh , C.-Y. Tsui , \"A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels,\" Design , Automation & Test in Europe Conf. & Exhibition (DATE) , 2012 . Z.-L. Qian, Y.F. Teh, C.-Y. Tsui, \"A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels,\" Design, Automation & Test in Europe Conf. & Exhibition (DATE), 2012."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872030"},{"key":"e_1_3_2_1_16_1","volume-title":"fast and accurate database workload representation on modern microarchitecture\" Centre for Advanced Studies on Collaborative Research (CASCON)","author":"Shao M.-L.","year":"2005","unstructured":"M.-L. Shao , A. Ailamaki , B. Falsafi , \"Dbmbench : fast and accurate database workload representation on modern microarchitecture\" Centre for Advanced Studies on Collaborative Research (CASCON) , 2005 . M.-L. Shao, A. Ailamaki, B. Falsafi, \"Dbmbench: fast and accurate database workload representation on modern microarchitecture\" Centre for Advanced Studies on Collaborative Research (CASCON), 2005."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"C.-F. Wang W.-H. Hu N. Bagherzadeh \"Congestion-aware Network-on-Chip router architecture \" Computer Architecture and Digital Systems (CADS) 2010.  C.-F. Wang W.-H. Hu N. Bagherzadeh \"Congestion-aware Network-on-Chip router architecture \" Computer Architecture and Digital Systems (CADS) 2010.","DOI":"10.1109\/CADS.2010.5623552"},{"key":"e_1_3_2_1_18_1","unstructured":"Spec benchmarks. www.spec.org\/web99.  Spec benchmarks. www.spec.org\/web99."},{"key":"e_1_3_2_1_19_1","unstructured":"Nangate 45nm library. www.nangate.com.  Nangate 45nm library. www.nangate.com."}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380475","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380475"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":19,"alternative-id":["10.1145\/2380445.2380475","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380475","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}