{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:25Z","timestamp":1750307065485,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380481","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"207-214","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Using static analysis for coverage extraction fromemulation\/prototyping platforms"],"prefix":"10.1145","author":[{"given":"Viraj","family":"Athavale","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Sam","family":"Hertz","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Darshan","family":"Jetly","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Diego, CA, USA"}]},{"given":"Vijay","family":"Ganesan","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Siego, CA, USA"}]},{"given":"Jim","family":"Krysl","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Diego, CA, USA"}]},{"given":"Shobha","family":"Vasudevan","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277210"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217483"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240578"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.924027"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611833"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"key":"e_1_3_2_1_7_1","first-page":"48","volume-title":"Proc. APCHDL '99","author":"Jou Jing","unstructured":"Jing yang Jou and Chien nan Jimmy Liu . Coverage analysis techniques for HDL design validation . In Proc. APCHDL '99 , pages 48 -- 55 . Jing yang Jou and Chien nan Jimmy Liu. Coverage analysis techniques for HDL design validation. In Proc. APCHDL '99, pages 48--55."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s100090100069"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/3220894.3221073"},{"key":"e_1_3_2_1_10_1","unstructured":"Openrisc 1200. http:\/\/opencores.org\/openrisc or1200.  Openrisc 1200. http:\/\/opencores.org\/openrisc or1200."},{"key":"e_1_3_2_1_11_1","unstructured":"Xilinx FPGAs. http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/index.htm.  Xilinx FPGAs. http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/index.htm."},{"key":"e_1_3_2_1_12_1","volume-title":"Code coverage testing in hardware emulation. U.S. Patent","author":"Hurlock Steven T.","year":"2009","unstructured":"Steven T. Hurlock , Stephen Kun , Robert A. Johnson , Jeremy S. Nichols , and Arthur J. Nilson . Code coverage testing in hardware emulation. U.S. Patent 7502728, March 2009 . Steven T. Hurlock, Stephen Kun, Robert A. Johnson, Jeremy S. Nichols, and Arthur J. Nilson. Code coverage testing in hardware emulation. U.S. Patent 7502728, March 2009."},{"key":"e_1_3_2_1_13_1","volume-title":"http:\/\/www.transeda.com\/site\/images\/stories\/vn-cover-emulator.pdf","author":"Cover","year":"2005","unstructured":"VN- Cover emulator product overview. http:\/\/www.transeda.com\/site\/images\/stories\/vn-cover-emulator.pdf , 2005 . VN-Cover emulator product overview. http:\/\/www.transeda.com\/site\/images\/stories\/vn-cover-emulator.pdf, 2005."},{"key":"e_1_3_2_1_14_1","volume-title":"Gernot Heinrich Koch, and Ewald John Detjens. Hardware-based HDL code coverage and design analysis. U.S. Patent","author":"Schubert Nils Endric","year":"2007","unstructured":"Nils Endric Schubert , John Mark Beardslee , Gernot Heinrich Koch, and Ewald John Detjens. Hardware-based HDL code coverage and design analysis. U.S. Patent 7222315, May 2007 . Nils Endric Schubert, John Mark Beardslee, Gernot Heinrich Koch, and Ewald John Detjens. Hardware-based HDL code coverage and design analysis. U.S. Patent 7222315, May 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.66"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/267580.267590"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/174675.175935"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/566172.566186"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2011.6113982"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/1965094"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/6448"},{"key":"e_1_3_2_1_23_1","volume-title":"Approximation Algorithms","author":"Vazirani Vijay V.","year":"2004","unstructured":"Vijay V. Vazirani . Approximation Algorithms . Springer , March 2004 . Vijay V. Vazirani. Approximation Algorithms. Springer, March 2004."}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380481","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380481"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":22,"alternative-id":["10.1145\/2380445.2380481","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380481","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}