{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:51:48Z","timestamp":1761663108098,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380487","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"245-254","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Performance enhancement under power constraints using heterogeneous CMOS-TFET multicores"],"prefix":"10.1145","author":[{"given":"Emre","family":"Kultursay","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Swaminathan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinay","family":"Saripalli","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278667"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.42"},{"volume-title":"IEDM","year":"2011","key":"e_1_3_2_1_3_1","unstructured":"D.K Mohata et al. Demonstration of MOSFET-Like On-Current Performance in Arsenide\/Antimonide Tunnel FETs with Staggered Hetero-junctions for 300mV Logic Applications . In IEDM , 2011 . D.K Mohata et al. Demonstration of MOSFET-Like On-Current Performance in Arsenide\/Antimonide Tunnel FETs with Staggered Hetero-junctions for 300mV Logic Applications. In IEDM, 2011."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024889"},{"key":"e_1_3_2_1_5_1","unstructured":"International Technology Roadmap for Semiconductors. 2011.  International Technology Roadmap for Semiconductors. 2011."},{"key":"e_1_3_2_1_6_1","volume-title":"Microprocessor Report","author":"Wheeler B.","year":"2011","unstructured":"B. Wheeler . Calxeda Spins 4W Server-on-a-Chip . In Microprocessor Report , Nov 2011 . B. Wheeler. Calxeda Spins 4W Server-on-a-Chip. In Microprocessor Report, Nov 2011."},{"key":"e_1_3_2_1_7_1","volume-title":"SPECOMP: A New Benchmark Suite for Measuring Parallel Computer Performance. In International Workshop on OpenMP Applications and Tools","author":"Aslot V.","year":"2001","unstructured":"V. Aslot SPECOMP: A New Benchmark Suite for Measuring Parallel Computer Performance. In International Workshop on OpenMP Applications and Tools , 2001 . V. Aslot et al. SPECOMP: A New Benchmark Suite for Measuring Parallel Computer Performance. In International Workshop on OpenMP Applications and Tools, 2001."},{"key":"e_1_3_2_1_8_1","volume-title":"IEDM","author":"Mookerjea S.","year":"2009","unstructured":"S. Mookerjea Experimental Demonstration of 100nm Channel Length In0.53Ga0.47As-based Vertical Inter-band Tunnel Field Effect Transistors (TFETs) for Ultra Low-Power Logic and SRAM Applications . In IEDM , 2009 . S. Mookerjea et al. Experimental Demonstration of 100nm Channel Length In0.53Ga0.47As-based Vertical Inter-band Tunnel Field Effect Transistors (TFETs) for Ultra Low-Power Logic and SRAM Applications. In IEDM, 2009."},{"key":"e_1_3_2_1_9_1","volume-title":"Vertical Si-Nanowire n -Type Tunneling FETs With Low Subthreshold Swing ( \u2264 50mV\/decade ) at Room Temperature. IEDM","author":"Gandhi R.","year":"2011","unstructured":"R. Gandhi Vertical Si-Nanowire n -Type Tunneling FETs With Low Subthreshold Swing ( \u2264 50mV\/decade ) at Room Temperature. IEDM , 2011 . R. Gandhi et al. Vertical Si-Nanowire n -Type Tunneling FETs With Low Subthreshold Swing ( \u2264 50mV\/decade ) at Room Temperature. IEDM, 2011."},{"key":"e_1_3_2_1_10_1","volume-title":"DRC","author":"Mohata D.K.","year":"2011","unstructured":"D.K. Mohata Self-aligned Gate NanoPillar In0.53Ga0.47As Vertical Tunnel Transistor . In DRC , 2011 . D.K. Mohata et al. Self-aligned Gate NanoPillar In0.53Ga0.47As Vertical Tunnel Transistor. In DRC, 2011."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424280"},{"key":"e_1_3_2_1_12_1","volume-title":"Switching Energy and Process Variations for the TFET and MOSFET in Logic. In VLSIT","author":"Avci U. E.","year":"2011","unstructured":"U. E. Avci Comparison of Performance , Switching Energy and Process Variations for the TFET and MOSFET in Logic. In VLSIT , 2011 . U. E. Avci et al. Comparison of Performance, Switching Energy and Process Variations for the TFET and MOSFET in Logic. In VLSIT, 2011."},{"key":"e_1_3_2_1_13_1","volume-title":"May","author":"Intel Corporation","year":"2011","unstructured":"Intel Corporation . Intel 22nm 3-D Tri-Gate Transistor Technology , May 2011 . Intel Corporation. Intel 22nm 3-D Tri-Gate Transistor Technology, May 2011."},{"key":"e_1_3_2_1_14_1","volume-title":"February","author":"LaPedus M.","year":"2011","unstructured":"M. LaPedus . TSMC to make FinFETs in 450-mm fab , February 2011 . M. LaPedus. TSMC to make FinFETs in 450-mm fab, February 2011."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703430"},{"volume-title":"Release: C-2009.06","year":"2009","key":"e_1_3_2_1_16_1","unstructured":"Synopsys. TCAD Sentaurus Device Manual , Release: C-2009.06 , 2009 . Synopsys. TCAD Sentaurus Device Manual, Release: C-2009.06, 2009."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"key":"e_1_3_2_1_18_1","volume-title":"June","author":"Intel Corporation","year":"2010","unstructured":"Intel Corporation . Intel Atom Processor Z5xx Series - Datasheet , June 2010 . Intel Corporation. Intel Atom Processor Z5xx Series - Datasheet, June 2010."},{"key":"e_1_3_2_1_19_1","unstructured":"Xilinx. Xilinx Power Tools Tutorial: Spartan and Virtex 6 FPGAs.  Xilinx. Xilinx Power Tools Tutorial: Spartan and Virtex 6 FPGAs."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378467"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.902078"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941482"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009495"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_25_1","volume-title":"ISCA","author":"Kim W.","year":"2008","unstructured":"W. Kim System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators . In ISCA , 2008 . W. Kim et al. System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators. In ISCA, 2008."},{"key":"e_1_3_2_1_26_1","unstructured":"OpenMP. OpenMP http:\/\/www.openmp.org.  OpenMP. OpenMP http:\/\/www.openmp.org."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"e_1_3_2_1_33_1","volume-title":"DATE","author":"Humenay E.","year":"2007","unstructured":"E. Humenay Impact of Process Variations on Multicore Performance Symmetry . In DATE , 2007 . E. Humenay et al. Impact of Process Variations on Multicore Performance Symmetry. In DATE, 2007."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669169"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016859"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_19"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669121"},{"key":"e_1_3_2_1_40_1","volume-title":"ISCA","author":"Kumar R.","year":"2004","unstructured":"R. Kumar Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance . In ISCA , 2004 . R. Kumar et al. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In ISCA, 2004."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380487","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380487"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":41,"alternative-id":["10.1145\/2380445.2380487","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380487","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}