{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T08:16:01Z","timestamp":1758874561563,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380491","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"275-284","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["BPR"],"prefix":"10.1145","author":[{"given":"James","family":"Coole","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, Florida, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, Florida, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/2.839320"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/MDT.2002.1047742"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/157485.164565"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/360276.360294"},{"unstructured":"SOPC Builder User Guide Altera Corporation December 2010.  SOPC Builder User Guide Altera Corporation December 2010.","key":"e_1_3_2_1_5_1"},{"unstructured":"OpenCores. (2012 Mar.) OpenCores. {Online}. Available: http:\/\/opencores.org\/projects  OpenCores. (2012 Mar.) OpenCores. {Online}. Available: http:\/\/opencores.org\/projects","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","first-page":"213","volume-title":"VPR: A new packing, placement and routing tool for FPGA research,\" in Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose , \" VPR: A new packing, placement and routing tool for FPGA research,\" in Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications . London, UK : Springer-Verlag , 1997 , pp. 213 -- 222 . V. Betz and J. Rose, \"VPR: A new packing, placement and routing tool for FPGA research,\" in Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications. London, UK: Springer-Verlag, 1997, pp. 213--222."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_9_1","first-page":"41","volume-title":"WVLSI '01","author":"Becker J.","year":"2001","unstructured":"J. Becker , T. Pionteck , C. Habermann , and M. Glesner , \" Design and Implementation of a Coarse-Grained Dynamically Recon_gurable Hardware Architecture,\" in Proceedings of the IEEE Computer Society Workshop on VLSI 2001, ser . WVLSI '01 . Washington, DC, USA: IEEE Computer Society , 2001 , pp. 41 -. J. Becker, T. Pionteck, C. Habermann, and M. Glesner, \"Design and Implementation of a Coarse-Grained Dynamically Recon_gurable Hardware Architecture,\" in Proceedings of the IEEE Computer Society Workshop on VLSI 2001, ser. WVLSI '01. Washington, DC, USA: IEEE Computer Society, 2001, pp. 41-."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/TVLSI.2007.912075"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/1878961.1878966"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/ISVLSI.2006.76"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/228370.228392"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/FCCM.2005.12"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/996566.996819"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/360276.360294"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/FPL.2007.4380705"},{"key":"e_1_3_2_1_18_1","first-page":"125","volume-title":"IFIP Conference Proceedings, L. M. Silveira, S. Devadas, and R. A. da Luz Reis, Eds.","volume":"162","author":"Tessier R.","year":"1999","unstructured":"R. Tessier , \"Frontier : A Fast Placement System for FPGAs,\" in VLSI: Systems on a Chip, IFIP TC10\/WG10.5 Tenth International Conference on Very Large Scale Integration (VLSI 99), December 1--4, 1999, Lisbon, Portugal, ser . IFIP Conference Proceedings, L. M. Silveira, S. Devadas, and R. A. da Luz Reis, Eds. , vol. 162 . Kluwer , 1999 , pp. 125 -- 136 . R. Tessier, \"Frontier: A Fast Placement System for FPGAs,\" in VLSI: Systems on a Chip, IFIP TC10\/WG10.5 Tenth International Conference on Very Large Scale Integration (VLSI 99), December 1--4, 1999, Lisbon, Portugal, ser. IFIP Conference Proceedings, L. M. Silveira, S. Devadas, and R. A. da Luz Reis, Eds., vol. 162. Kluwer, 1999, pp. 125--136."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/FCCM.2011.17"},{"unstructured":"Quartus II Handbook Version 11.1 Altera Corporation November 2011.  Quartus II Handbook Version 11.1 Altera Corporation November 2011.","key":"e_1_3_2_1_20_1"},{"unstructured":"Cyclone III Device Handbook Altera Corporation December 2011.  Cyclone III Device Handbook Altera Corporation December 2011.","key":"e_1_3_2_1_21_1"},{"volume-title":"Using the LogicLock Methodology in the Quartus II Design Software","year":"2003","unstructured":"Application Note 161 : Using the LogicLock Methodology in the Quartus II Design Software , Altera Corporation , June 2003 . Application Note 161: Using the LogicLock Methodology in the Quartus II Design Software, Altera Corporation, June 2003.","key":"e_1_3_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/296399.296428"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/3828.3830"}],"event":{"sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"acronym":"ESWEEK'12","name":"ESWEEK'12: Eighth Embedded System Week","location":"Tampere Finland"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380491","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380491"}},"subtitle":["fast FPGA placement and routing using macroblocks"],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":24,"alternative-id":["10.1145\/2380445.2380491","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380491","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}