{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T06:07:22Z","timestamp":1759730842585,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380497","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"313-322","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["The system verification methodology for advanced TLM verification"],"prefix":"10.1145","author":[{"given":"Marcio F.S.","family":"Oliveira","sequence":"first","affiliation":[{"name":"University of Paderborn, Paderborn, Germany"}]},{"given":"Christoph","family":"Kuznik","sequence":"additional","affiliation":[{"name":"University of Paderborn, Paderborn, Germany"}]},{"given":"Hoang M.","family":"Le","sequence":"additional","affiliation":[{"name":"University of Bremen, Bremen, Germany"}]},{"given":"Daniel","family":"Gro\u00dfe","sequence":"additional","affiliation":[{"name":"University of Bremen, Bremen, Germany"}]},{"given":"Finn","family":"Haedicke","sequence":"additional","affiliation":[{"name":"University of Bremen, Bremen, Germany"}]},{"given":"Wolfgang","family":"Mueller","sequence":"additional","affiliation":[{"name":"University of Paderborn, Paderborn, Germany"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"DFKI GmbH, Bremen, Germany"}]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Neubiberg, Germany"}]},{"given":"Volkan","family":"Esen","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Neubiberg, Germany"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Aiger. http:\/\/fmv.jku.at\/aiger\/.  Aiger. http:\/\/fmv.jku.at\/aiger\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Accellera Organization Inc. Open Verification Library (OVL) May 2009.  Accellera Organization Inc. Open Verification Library (OVL) May 2009."},{"key":"e_1_3_2_1_3_1","unstructured":"Accellera Organization Inc. Universal Verification Methodology (UVM) May 2012.  Accellera Organization Inc. Universal Verification Methodology (UVM) May 2012."},{"key":"e_1_3_2_1_4_1","volume-title":"Open SystemC Initiative (OSCI)","author":"Aynsley J.","year":"2009","unstructured":"J. Aynsley . OSCI TLM-2. 0 LANGUAGE REFERENCE MANUAL . Open SystemC Initiative (OSCI) , 2009 . J. Aynsley. OSCI TLM-2.0 LANGUAGE REFERENCE MANUAL. Open SystemC Initiative (OSCI), 2009."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/961903"},{"key":"e_1_3_2_1_6_1","volume-title":"Picosat essentials. JSAT, 4(2--4):75--97","author":"Biere A.","year":"2008","unstructured":"A. Biere . Picosat essentials. JSAT, 4(2--4):75--97 , 2008 . A. Biere. Picosat essentials. JSAT, 4(2--4):75--97, 2008."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00768-2_16"},{"key":"e_1_3_2_1_8_1","unstructured":"Cadence Design Systems Inc. Open Verification Methodology Multi-Language (OVM-ML).  Cadence Design Systems Inc. Open Verification Methodology Multi-Language (OVM-ML)."},{"key":"e_1_3_2_1_9_1","unstructured":"Cadence Design Systems Inc. Universal Reuse Methodology (URM).  Cadence Design Systems Inc. Universal Reuse Methodology (URM)."},{"volume-title":"February, 2009.","author":"Inc.","key":"e_1_3_2_1_10_1","unstructured":"Cadence Design Systems, Inc. OVM-SC Library Reference Version 2.0.1 , February, 2009. Cadence Design Systems, Inc. OVM-SC Library Reference Version 2.0.1, February, 2009."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1792734.1792766"},{"key":"e_1_3_2_1_12_1","first-page":"502","volume-title":"SAT","author":"E\u00e9n N.","year":"2003","unstructured":"N. E\u00e9n and N. S\u00f6rensson . An extensible SAT-solver . In SAT , pages 502 -- 518 , 2003 . N. E\u00e9n and N. S\u00f6rensson. An extensible SAT-solver. In SAT, pages 502--518, 2003."},{"key":"e_1_3_2_1_13_1","volume-title":"Cost-Benefit Analysis. In Proceeding of Design and Verification Conference (DVCON)","author":"Erickson A.","year":"2011","unstructured":"A. Erickson . Are OVM & UVM Macros Evil? A Cost-Benefit Analysis. In Proceeding of Design and Verification Conference (DVCON) , Mar. 2011 . A. Erickson. Are OVM & UVM Macros Evil? A Cost-Benefit Analysis. In Proceeding of Design and Verification Conference (DVCON), Mar. 2011."},{"key":"e_1_3_2_1_15_1","volume-title":"August","author":"Foster H.","year":"2010","unstructured":"H. Foster . Redefining Verification Performance (part 2) , August 2010 . H. Foster. Redefining Verification Performance (part 2), August 2010."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228901"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2008.4641434"},{"key":"e_1_3_2_1_18_1","first-page":"22","volume-title":"DIFTS'11:  1st International workshop on design and implementation of formal tools and systems","author":"Haedicke F.","year":"2011","unstructured":"F. Haedicke , S. Frehse , G. Fey , D. Gro\u00dfe , and R. Drechsler . metaSMT: Focus on your application not on solver integration . In DIFTS'11: 1st International workshop on design and implementation of formal tools and systems , pages 22 -- 29 , 2011 . F. Haedicke, S. Frehse, G. Fey, D. Gro\u00dfe, and R. Drechsler. metaSMT: Focus on your application not on solver integration. In DIFTS'11: 1st International workshop on design and implementation of formal tools and systems, pages 22--29, 2011."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2012.6376356"},{"key":"e_1_3_2_1_20_1","volume-title":"IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language - IEEE 1800--2009","author":"IEEE Computer Society","year":"2009","unstructured":"IEEE Computer Society . IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language - IEEE 1800--2009 . 2009 . IEEE Computer Society. IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language - IEEE 1800--2009. 2009."},{"key":"e_1_3_2_1_21_1","volume-title":"IEEE 1666--2011 Standard SystemC Language Reference Manual","author":"IEEE Computer Society","year":"2011","unstructured":"IEEE Computer Society . IEEE 1666--2011 Standard SystemC Language Reference Manual . IEEE Std 1666-- 2011 , 2011. IEEE Computer Society. IEEE 1666--2011 Standard SystemC Language Reference Manual. IEEE Std 1666--2011, 2011."},{"key":"e_1_3_2_1_22_1","first-page":"1","volume-title":"Standard for the Functional Verification Language e","author":"IEEE Computer Society","year":"2011","unstructured":"IEEE Computer Society . Standard for the Functional Verification Language e . IEEE Std 1647-- 2011 (Revision of IEEE Std 1647--2008), pages 1 -- 495 , 26 2011. IEEE Computer Society. Standard for the Functional Verification Language e. IEEE Std 1647--2011 (Revision of IEEE Std 1647--2008), pages 1 --495, 26 2011."},{"key":"e_1_3_2_1_23_1","unstructured":"JEDA Technologies Inc. JEDA ESL Validation Solution.  JEDA Technologies Inc. JEDA ESL Validation Solution."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70545-1_46"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326127"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of DVCON","author":"Kuznik C.","year":"2011","unstructured":"C. Kuznik and W. M\u00fcller . Functional Coverage-driven Verification with SystemC on Multiple Level of Abstraction . Proceedings of DVCON , 2011 . C. Kuznik and W. M\u00fcller. Functional Coverage-driven Verification with SystemC on Multiple Level of Abstraction. Proceedings of DVCON, 2011."},{"key":"e_1_3_2_1_27_1","volume-title":"Hardware Design Verification: Simulation and Formal Method-Based Approaches","author":"Lam W. K.","year":"2005","unstructured":"W. K. Lam . Hardware Design Verification: Simulation and Formal Method-Based Approaches (Prentice Hall Modern Semiconductor Design Series). Prentice Hall PTR , Upper Saddle River, NJ, USA, 2005 . W. K. Lam. Hardware Design Verification: Simulation and Formal Method-Based Approaches (Prentice Hall Modern Semiconductor Design Series). Prentice Hall PTR, Upper Saddle River, NJ, USA, 2005."},{"key":"e_1_3_2_1_28_1","unstructured":"Mentor Graphics Inc. Advanced Verification Methodology (AVM).  Mentor Graphics Inc. Advanced Verification Methodology (AVM)."},{"key":"e_1_3_2_1_29_1","unstructured":"NextOp Software Inc. NextOp assertion-based verification.  NextOp Software Inc. NextOp assertion-based verification."},{"key":"e_1_3_2_1_30_1","volume-title":"Proceeding of Design and Verification Conference (DVCON)","author":"Oliveira M. F. S.","year":"2012","unstructured":"M. F. S. Oliveira , C. Kuznik , W. Mueller , W. Ecker , and V. Esen . A SystemC Library for Advanced TLM Verification . In Proceeding of Design and Verification Conference (DVCON) , Mar. 2012 . M. F. S. Oliveira, C. Kuznik, W. Mueller, W. Ecker, and V. Esen. A SystemC Library for Advanced TLM Verification. In Proceeding of Design and Verification Conference (DVCON), Mar. 2012."},{"key":"e_1_3_2_1_31_1","volume-title":"SystemC Verification Library v1.0p2","author":"Initiative C","year":"2006","unstructured":"Open System C Initiative . SystemC Verification Library v1.0p2 , 2006 . Open SystemC Initiative. SystemC Verification Library v1.0p2, 2006."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403538"},{"key":"e_1_3_2_1_33_1","volume-title":"DVCON 2007","author":"Schwartz K.","year":"2007","unstructured":"K. Schwartz . A technique for adding functional coverage to SystemC . In DVCON 2007 . Willamette HDL Inc. , 2007 . K. Schwartz. A technique for adding functional coverage to SystemC. In DVCON 2007. Willamette HDL Inc., 2007."},{"key":"e_1_3_2_1_34_1","volume-title":"9th European SystemC User Group Meeting at Design, Automation and Test in Europe","author":"Siegmund R.","year":"2004","unstructured":"R. Siegmund , U. Hensel , A. Herrholz , and I. Volt . A functional coverage prototype for SystemC-based verification of chipset designs . In 9th European SystemC User Group Meeting at Design, Automation and Test in Europe , 2004 . R. Siegmund, U. Hensel, A. Herrholz, and I. Volt. A functional coverage prototype for SystemC-based verification of chipset designs. In 9th European SystemC User Group Meeting at Design, Automation and Test in Europe, 2004."},{"key":"e_1_3_2_1_35_1","volume-title":"CU Decision Diagram Package Release 2.4.1","author":"Somenzi F.","year":"2009","unstructured":"F. Somenzi . CUDD : CU Decision Diagram Package Release 2.4.1 . University of Colorado at Boulder , 2009 . F. Somenzi. CUDD: CU Decision Diagram Package Release 2.4.1. University of Colorado at Boulder, 2009."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402478"},{"key":"e_1_3_2_1_37_1","first-page":"1","volume-title":"Forum on Specification and Design Languages","author":"Wille R.","year":"2009","unstructured":"R. Wille , D. Gro\u00dfe , F. Haedicke , and R. Drechsler . SMT-based stimuli generation in the SystemC verification library . In Forum on Specification and Design Languages , pages 1 -- 6 , 2009 . R. Wille, D. Gro\u00dfe, F. Haedicke, and R. Drechsler. SMT-based stimuli generation in the SystemC verification library. In Forum on Specification and Design Languages, pages 1--6, 2009."}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380497","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380497"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":36,"alternative-id":["10.1145\/2380445.2380497","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380497","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}