{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:26Z","timestamp":1750307066307,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380508","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"403-412","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Synthesis of optimized hardware transactors from abstract communication specifications"],"prefix":"10.1145","author":[{"given":"Dongwook","family":"Lee","sequence":"first","affiliation":[{"name":"University of Texas at Austin, Austin, USA"}]},{"given":"Hyungman","family":"Park","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, Texas, USA"}]},{"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, Texas, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.117"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496652"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944651"},{"key":"e_1_3_2_1_4_1","unstructured":"Calypto Design Systems. Catapult C. http:\/\/www.calypto.com.  Calypto Design Systems. Catapult C. http:\/\/www.calypto.com."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254766.1254791"},{"key":"e_1_3_2_1_6_1","unstructured":"Forte Design System. Forte Cythesizer. http:\/\/www.forteds.com.  Forte Design System. Forte Cythesizer. http:\/\/www.forteds.com."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895794"},{"issue":"4","key":"e_1_3_2_1_9_1","article-title":"Automatic system-level synthesis: From formal application models to generic bus-based MPSoCs","volume":"5","author":"Gladigau J.","year":"2011","unstructured":"J. Gladigau Automatic system-level synthesis: From formal application models to generic bus-based MPSoCs . Transactions on HiPEAC , 5 ( 4 ), 2011 . J. Gladigau et al. Automatic system-level synthesis: From formal application models to generic bus-based MPSoCs. Transactions on HiPEAC, 5(4), 2011.","journal-title":"Transactions on HiPEAC"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/515361"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/AQTR.2010.5520832"},{"key":"e_1_3_2_1_12_1","volume-title":"APCCAS","author":"Hwang Y.-T.","year":"2004","unstructured":"Y.-T. Hwang and S.-C. Lin . Automatic protocol translation and template based interface synthesis for IP reuse in SoC . In APCCAS , 2004 . Y.-T. Hwang and S.-C. Lin. Automatic protocol translation and template based interface synthesis for IP reuse in SoC. In APCCAS, 2004."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"e_1_3_2_1_14_1","volume-title":"SAMOS","author":"Lee G.","year":"2007","unstructured":"G. Lee Automatic bus matrix synthesis based on hardware interface selection for fast communication design space exploration . In SAMOS , 2007 . G. Lee et al. Automatic bus matrix synthesis based on hardware interface selection for fast communication design space exploration. In SAMOS, 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1255456.1255460"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2008.17"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009304"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.138"},{"key":"e_1_3_2_1_19_1","volume-title":"ASPDAC","author":"Popovici K.","year":"2009","unstructured":"K. Popovici and A. Jerraya . Flexible and abstract communication and interconnect modeling for MPSoC . In ASPDAC , Jan. 2009 . K. Popovici and A. Jerraya. Flexible and abstract communication and interconnect modeling for MPSoC. In ASPDAC, Jan. 2009."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176272"},{"key":"e_1_3_2_1_21_1","volume-title":"IWLS","author":"Watanabe S.","year":"2006","unstructured":"S. Watanabe Automatic protocol transducer synthesis aiming at facilitating IP-reuse . In IWLS , 2006 . S. Watanabe et al. Automatic protocol transducer synthesis aiming at facilitating IP-reuse. In IWLS, 2006."},{"key":"e_1_3_2_1_22_1","first-page":"112","article-title":"Hardware\/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip","volume":"1","author":"Zergainoh N.-E.","year":"2005","unstructured":"N.-E. Zergainoh , A. Baghdadi , and A. Jerray . Hardware\/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip . JES , 1 : 112 -- 124 , 2005 . N.-E. Zergainoh, A. Baghdadi, and A. Jerray. Hardware\/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip. JES, 1:112--124, 2005.","journal-title":"JES"}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380508","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:22Z","timestamp":1750238482000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380508"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":22,"alternative-id":["10.1145\/2380445.2380508","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380508","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}