{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:13Z","timestamp":1759146913926,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380514","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"443-452","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Reducing NBTI-induced processor wearout by exploiting the timing slack of instructions"],"prefix":"10.1145","author":[{"given":"Fabian","family":"Oboril","sequence":"first","affiliation":[{"name":"KIT, Karlsruhe, Germany"}]},{"given":"Farshad","family":"Firouzi","sequence":"additional","affiliation":[{"name":"KIT, Karlsruhe, Germany"}]},{"given":"Saman","family":"Kiamehr","sequence":"additional","affiliation":[{"name":"KIT, Karlsruhe, Germany"}]},{"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[{"name":"KIT, Karlsruhe, Germany"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Opencores: http:\/\/opencores.org\/project,minimips. {Online;accessed","author":"MIPS.","year":"2012","unstructured":"mini MIPS. Opencores: http:\/\/opencores.org\/project,minimips. {Online;accessed July 2012 }. miniMIPS. Opencores: http:\/\/opencores.org\/project,minimips. {Online;accessed July 2012}."},{"volume-title":"Opencores: http:\/\/opencores.org\/project,or1200_hp. {Online;accessed","year":"2012","key":"e_1_3_2_1_2_1","unstructured":"OpenRisc 1200. Opencores: http:\/\/opencores.org\/project,or1200_hp. {Online;accessed July 2012 }. OpenRisc 1200. Opencores: http:\/\/opencores.org\/project,or1200_hp. {Online;accessed July 2012}."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331710"},{"key":"e_1_3_2_1_4_1","volume-title":"Cortex-A8 Technical Reference Manual","author":"Limited ARM","year":"2010","unstructured":"ARM Limited . Cortex-A8 Technical Reference Manual , 2010 . ARM Limited. Cortex-A8 Technical Reference Manual, 2010."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"e_1_3_2_1_6_1","first-page":"433","volume-title":"High-performance CMOS variability in the 65-nm regime and beyond. IBM Journal of Research and Development - Advanced silicon technology, 50","author":"Bernstein K.","year":"2006","unstructured":"K. Bernstein , D. J. Frank , A. E. Gattiker , W. Haensch , B. L. Ji , S. R. Nassif , E. J. Nowak , D. J. Pearson , and N. J. Rohrer . High-performance CMOS variability in the 65-nm regime and beyond. IBM Journal of Research and Development - Advanced silicon technology, 50 , pp. 433 -- 449 , July 2006 . K. Bernstein, D. J. Frank, A. E. Gattiker, W. Haensch, B. L. Ji, S. R. Nassif, E. J. Nowak, D. J. Pearson, and N. J. Rohrer. High-performance CMOS variability in the 65-nm regime and beyond. IBM Journal of Research and Development - Advanced silicon technology, 50, pp. 433--449, July 2006."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874657"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313930"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594264"},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"Proc. of the Conf. on Design, Automation and Test in Europe","author":"Chan T.","year":"2011","unstructured":"T. Chan , J. Sartori , P. Gupta , and R. Kumar . On the Efficacy of NBTI Mitigation Techniques . In Proc. of the Conf. on Design, Automation and Test in Europe , pp. 1 -- 6 , Mar. 2011 . T. Chan, J. Sartori, P. Gupta, and R. Kumar. On the Efficacy of NBTI Mitigation Techniques. In Proc. of the Conf. on Design, Automation and Test in Europe, pp. 1--6, Mar. 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.23"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973060"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492763"},{"key":"e_1_3_2_1_17_1","volume-title":"Morgan Kaufmann","author":"Hennessy J. L.","year":"2003","unstructured":"J. L. Hennessy , D. A. Patterson , and D. Goldberg . Computer Architecture: A Quantitative Approach . Morgan Kaufmann , 2003 . J. L. Hennessy, D. A. Patterson, and D. Goldberg. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 2003."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_3_2_1_19_1","first-page":"173","volume-title":"Power Reduction Schemes in Next Generation Intel ATOM Processor Based SoC for Handheld Applications. In Symp. on VLSI Circuits","author":"Islam R.","year":"2010","unstructured":"R. Islam , A. Sabbavarapu , and R. Patel . Power Reduction Schemes in Next Generation Intel ATOM Processor Based SoC for Handheld Applications. In Symp. on VLSI Circuits , pp. 173 -- 174 , June 2010 . R. Islam, A. Sabbavarapu, and R. Patel. Power Reduction Schemes in Next Generation Intel ATOM Processor Based SoC for Handheld Applications. In Symp. on VLSI Circuits, pp. 173--174, June 2010."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871515"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/367072.367273"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.31"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2354410.2355129"},{"key":"e_1_3_2_1_26_1","first-page":"68","volume-title":"Proc. of the European Test Symp.","author":"Oboril F.","year":"2012","unstructured":"F. Oboril and M. B. Tahoori . Reducing Wearout in Embedded Processors using Proactive Fine-Grained Dynamic Runtime Adaptation . In Proc. of the European Test Symp. , pp. 68 -- 73 , May 2012 . F. Oboril and M. B. Tahoori. Reducing Wearout in Embedded Processors using Proactive Fine-Grained Dynamic Runtime Adaptation. In Proc. of the European Test Symp., pp. 68--73, May 2012."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558911"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785498"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.63"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009722"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874640"},{"key":"e_1_3_2_1_36_1","first-page":"548","volume-title":"Proc. of the Int'l Conf. on Computer-Aided Design","author":"Yuan L.","year":"2007","unstructured":"L. Yuan and G. Qu . Simultaneous Input Vector Selection and Dual Threshold Voltage Assignment for Static Leakage Minimization . In Proc. of the Int'l Conf. on Computer-Aided Design , pp. 548 -- 551 , 2007 . L. Yuan and G. Qu. Simultaneous Input Vector Selection and Dual Threshold Voltage Assignment for Static Leakage Minimization. In Proc. of the Int'l Conf. on Computer-Aided Design, pp. 548--551, 2007."}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380514","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:22Z","timestamp":1750238482000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380514"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":36,"alternative-id":["10.1145\/2380445.2380514","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380514","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}