{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:25Z","timestamp":1750307065972,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,7]],"date-time":"2012-10-07T00:00:00Z","timestamp":1349568000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,7]]},"DOI":"10.1145\/2380445.2380524","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T12:20:46Z","timestamp":1349785246000},"page":"513-520","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A case of system-level hardware\/software co-design and co-verification of a commodity multi-processor system with custom hardware"],"prefix":"10.1145","author":[{"given":"Sungpack","family":"Hong","sequence":"first","affiliation":[{"name":"Oracle Labs, Belmont, USA"}]},{"given":"Tayo","family":"Oguntebi","sequence":"additional","affiliation":[{"name":"Stanford University, Palo Alto, USA"}]},{"given":"Jared","family":"Casper","sequence":"additional","affiliation":[{"name":"Stanford University, Palo Alto, USA"}]},{"given":"Nathan","family":"Bronson","sequence":"additional","affiliation":[{"name":"Stanford University, Palo Alto, USA"}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[{"name":"Stanford University, Palo Alto, USA"}]},{"given":"Kunle","family":"Olukotun","sequence":"additional","affiliation":[{"name":"Stanford University, Palo Alto, USA"}]}],"member":"320","published-online":{"date-parts":[[2012,10,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Cadence Inc. Palladium series. http:\/\/www.cadence.com\/products\/sd\/palladium_series\/pages\/default.aspx.  Cadence Inc. Palladium series. http:\/\/www.cadence.com\/products\/sd\/palladium_series\/pages\/default.aspx."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950372"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403381"},{"key":"e_1_3_2_1_4_1","volume-title":"Morgan Kaufmann","author":"Dally W.","year":"2004","unstructured":"W. Dally and B. Towles . Principles and practices of interconnection networks . Morgan Kaufmann , 2004 . W. Dally and B. Towles. Principles and practices of interconnection networks. Morgan Kaufmann, 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016760"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176311"},{"key":"e_1_3_2_1_8_1","unstructured":"O. S. Initiative. Systemc. http:\/\/www.systemc.org.  O. S. Initiative. Systemc. http:\/\/www.systemc.org."},{"key":"e_1_3_2_1_9_1","series-title":"Morgan Claypool Synthesis Series","volume-title":"Transactional Memory","author":"Larus J.","year":"2006","unstructured":"J. Larus and R. Rajwar . Transactional Memory . Morgan Claypool Synthesis Series , 2006 . J. Larus and R. Rajwar. Transactional Memory. Morgan Claypool Synthesis Series, 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1080072.1080074"},{"key":"e_1_3_2_1_12_1","unstructured":"Mentor Graphics Inc. seamless. http:\/\/www.mentor.com\/products\/fv\/seamless\/.  Mentor Graphics Inc. seamless. http:\/\/www.mentor.com\/products\/fv\/seamless\/."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996655"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.41"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776026"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196458"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368712"},{"key":"e_1_3_2_1_18_1","unstructured":"Sysnopsys Inc. Virtual prototyping solutions. http:\/\/http:\/\/www.synopsys.com\/Systems\/VirtualPrototyping\/Pages\/default.aspx.  Sysnopsys Inc. Virtual prototyping solutions. http:\/\/http:\/\/www.synopsys.com\/Systems\/VirtualPrototyping\/Pages\/default.aspx."},{"key":"e_1_3_2_1_19_1","volume-title":"DATE","author":"Um J.","year":"2006","unstructured":"J. Um , W. Kwon , S. Hong , Y. Kim , K. Choi , J. Kong , S. Eo , and T. Kim . A systematic IP and bus subsystem modeling for platform-based system design . In DATE , 2006 . J. Um, W. Kwon, S. Hong, Y. Kim, K. Choi, J. Kong, S. Eo, and T. Kim. A systematic IP and bus subsystem modeling for platform-based system design. In DATE, 2006."},{"key":"e_1_3_2_1_20_1","unstructured":"Xilinx Inc. Bus functional model (bfm) simulation of processor intellectual property. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp516.pdf.  Xilinx Inc. Bus functional model (bfm) simulation of processor intellectual property. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp516.pdf."},{"key":"e_1_3_2_1_21_1","volume-title":"DATE","author":"Yoo S.","year":"2003","unstructured":"S. Yoo , I. Bacivarov , A. Bouchhima , Y. Paviot , and A. Jerraya . Building fast and accurate SW simulation models based on hardware abstraction layer and simulation environment abstraction layer . In DATE , 2003 . S. Yoo, I. Bacivarov, A. Bouchhima, Y. Paviot, and A. Jerraya. Building fast and accurate SW simulation models based on hardware abstraction layer and simulation environment abstraction layer. In DATE, 2003."},{"key":"e_1_3_2_1_22_1","volume-title":"PTLsim: A Cycle Accurate Full System x86--64 Microarchitectural Simulator","author":"Yourst M.","year":"2007","unstructured":"M. Yourst . PTLsim: A Cycle Accurate Full System x86--64 Microarchitectural Simulator . In ISPASS. IEEE , 2007 . M. Yourst. PTLsim: A Cycle Accurate Full System x86--64 Microarchitectural Simulator. In ISPASS. IEEE, 2007."}],"event":{"name":"ESWEEK'12: Eighth Embedded System Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Tampere Finland","acronym":"ESWEEK'12"},"container-title":["Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380524","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2380445.2380524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:22Z","timestamp":1750238482000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2380445.2380524"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,7]]},"references-count":22,"alternative-id":["10.1145\/2380445.2380524","10.1145\/2380445"],"URL":"https:\/\/doi.org\/10.1145\/2380445.2380524","relation":{},"subject":[],"published":{"date-parts":[[2012,10,7]]},"assertion":[{"value":"2012-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}