{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:24Z","timestamp":1750307064793,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,24]],"date-time":"2012-10-24T00:00:00Z","timestamp":1351036800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,24]]},"DOI":"10.1145\/2388936.2388952","type":"proceedings-article","created":{"date-parts":[[2012,10,24]],"date-time":"2012-10-24T18:44:56Z","timestamp":1351104296000},"page":"88-97","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Increasing the efficiency of an embedded multi-core bytecode processor using an object cache"],"prefix":"10.1145","author":[{"given":"Martin","family":"Zabel","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Thomas B.","family":"Preu\u00dfer","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Rainer G.","family":"Spallek","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2012,10,24]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Dresden","author":"Alex S.","year":"2010","unstructured":"S. Alex . Entwurf und Implementierung einer parametrierbaren Trace-Hardware am Beispiel der SHAP-Mikroarchitektur. Diplomarbeit , Dresden , Technische Universit\u00e4t , 2010 . S. Alex. Entwurf und Implementierung einer parametrierbaren Trace-Hardware am Beispiel der SHAP-Mikroarchitektur. Diplomarbeit, Dresden, Technische Universit\u00e4t, 2010."},{"key":"e_1_3_2_1_2_1","first-page":"27","volume-title":"Java Virtual Machine Research and Technology Symposium","author":"Gagnon E. M.","year":"2001","unstructured":"E. M. Gagnon and L. J. Hendren . SableVM: A research framework for the efficient execution of Java bytecode . In Java Virtual Machine Research and Technology Symposium , pages 27 -- 40 , Apr 2001 . E. M. Gagnon and L. J. Hendren. SableVM: A research framework for the efficient execution of Java bytecode. In Java Virtual Machine Research and Technology Symposium, pages 27--40, Apr 2001."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1850771.1850775"},{"key":"e_1_3_2_1_4_1","unstructured":"Java grande forum benchmark-suite. http:\/\/www2.epcc.ed.ac.uk\/computing\/research_activities\/java_grande\/index_1.html.  Java grande forum benchmark-suite. http:\/\/www2.epcc.ed.ac.uk\/computing\/research_activities\/java_grande\/index_1.html."},{"key":"e_1_3_2_1_5_1","volume-title":"The Java(TM) Virtual Machine Specification","author":"Lindholm T.","year":"1999","unstructured":"T. Lindholm and F. Yellin . The Java(TM) Virtual Machine Specification . Addison-Wesley Longman , Amsterdam , 2 nd edition edition, 1999 . T. Lindholm and F. Yellin. The Java(TM) Virtual Machine Specification. Addison-Wesley Longman, Amsterdam, 2nd edition edition, 1999.","edition":"2"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2009.120"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2008.4577678"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11950-7_4"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1288940.1288970"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1288940.1288969"},{"key":"e_1_3_2_1_11_1","first-page":"371","volume-title":"Workshop on Java Technologies for Real-Time and Embedded Systems (JTRES'04), number 3292 in LNCS","author":"Schoeberl M.","year":"2004","unstructured":"M. Schoeberl . A time predictable instruction cache for a Java processor . In Workshop on Java Technologies for Real-Time and Embedded Systems (JTRES'04), number 3292 in LNCS , pages 371 -- 382 . Springer-Verlag , 2004 . M. Schoeberl. A time predictable instruction cache for a Java processor. In Workshop on Java Technologies for Real-Time and Embedded Systems (JTRES'04), number 3292 in LNCS, pages 371--382. Springer-Verlag, 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131709"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1850771.1850789"},{"key":"e_1_3_2_1_14_1","first-page":"87","volume-title":"Proc. 12th IEEE Int'l Conf. Advanced Computing and Communications","author":"Sudarshan T. S. B.","year":"2004","unstructured":"T. S. B. Sudarshan , R. A. Mir , and S. Vijayalakshmi . Highly efficient LRU implementations for high associativity cache memory . In Proc. 12th IEEE Int'l Conf. Advanced Computing and Communications , pages 87 -- 95 , 2004 . T. S. B. Sudarshan, R. A. Mir, and S. Vijayalakshmi. Highly efficient LRU implementations for high associativity cache memory. In Proc. 12th IEEE Int'l Conf. Advanced Computing and Communications, pages 87--95, 2004."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2008.4738309"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_8"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000787"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2006.02.007"},{"key":"e_1_3_2_1_20_1","volume-title":"Dresden","author":"Zabel M.","year":"2008","unstructured":"M. Zabel , P. Reichel , and R. G. Spallek . Multi-port-speichermanager f\u00fcr die java-plattform shap. In Dresdner Arbeitstagung Schaltungs- und Systementwurf (DASS'08), pages 143--147 , Dresden , 2008 . Fraunhofer-Institut f\u00fcr Integrierte Schaltungen, Institutsteil Entwurfsautomatisierung. M. Zabel, P. Reichel, and R. G. Spallek. Multi-port-speichermanager f\u00fcr die java-plattform shap. In Dresdner Arbeitstagung Schaltungs- und Systementwurf (DASS'08), pages 143--147, Dresden, 2008. Fraunhofer-Institut f\u00fcr Integrierte Schaltungen, Institutsteil Entwurfsautomatisierung."}],"event":{"name":"JTRES '12: The 10th International Workshop on Java Technologies for Real-time and Embedded Systems","acronym":"JTRES '12","location":"Copenhagen Denmark"},"container-title":["Proceedings of the 10th International Workshop on Java Technologies for Real-time and Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2388936.2388952","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2388936.2388952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:21:21Z","timestamp":1750238481000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2388936.2388952"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,24]]},"references-count":19,"alternative-id":["10.1145\/2388936.2388952","10.1145\/2388936"],"URL":"https:\/\/doi.org\/10.1145\/2388936.2388952","relation":{},"subject":[],"published":{"date-parts":[[2012,10,24]]},"assertion":[{"value":"2012-10-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}