{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,22]],"date-time":"2025-12-22T22:12:52Z","timestamp":1766441572669,"version":"3.41.0"},"reference-count":54,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,1]]},"abstract":"<jats:p>Modern embedded systems need to support multiple time-constrained multimedia applications that often employ multiprocessor-systems-on-chip (MPSoCs). Such systems need to be optimized for resource usage and energy consumption. It is well understood that a design-time approach cannot provide timing guarantees for all the applications due to its inability to cater for dynamism in applications. However, a runtime approach consumes large computation requirements at runtime and hence may not lend well to constrained-aware mapping.<\/jats:p>\n          <jats:p>In this article, we present a hybrid approach for efficient mapping of applications in such systems. For each application to be supported in the system, the approach performs extensive design-space exploration (DSE) at design time to derive multiple design points representing throughput and energy consumption at different resource combinations. One of these points is selected at runtime efficiently, depending upon the desired throughput while optimizing for energy consumption and resource usage. While most of the existing DSE strategies consider a fixed multiprocessor platform architecture, our DSE considers a generic architecture, making DSE results applicable to any target platform. All the compute-intensive analysis is performed during DSE, which leaves for minimum computation at runtime. The approach is capable of handling dynamism in applications by considering their runtime aspects and providing timing guarantees.<\/jats:p>\n          <jats:p>The presented approach is used to carry out a DSE case study for models of real-life multimedia applications: H.263 decoder, H.263 encoder, MPEG-4 decoder, JPEG decoder, sample rate converter, and MP3 decoder. At runtime, the design points are used to map the applications on a heterogeneous MPSoC. Experimental results reveal that the proposed approach provides faster DSE, better design points, and efficient runtime mapping when compared to other approaches. In particular, we show that DSE is faster by 83% and runtime mapping is accelerated by 93% for some cases. Further, we study the scalability of the approach by considering applications with large numbers of tasks.<\/jats:p>","DOI":"10.1145\/2390191.2390200","type":"journal-article","created":{"date-parts":[[2013,1,15]],"date-time":"2013-01-15T15:32:11Z","timestamp":1358263931000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":48,"title":["Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs"],"prefix":"10.1145","volume":"18","author":[{"given":"Amit Kumar","family":"Singh","sequence":"first","affiliation":[{"name":"Nanyang Technological University and National University of Singapore, Singapore"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"National University of Singapore and Eindhoven University of Technology, Singapore"}]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}]}],"member":"320","published-online":{"date-parts":[[2013,1,16]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297683"},{"volume-title":"Proceedings of the Design, Automation and Test Conference in Europe. 1--6.","author":"Angiolini F.","key":"e_1_2_1_2_1","unstructured":"Angiolini , F. , Ceng , J. , Leupers , R. , Ferrari , F. , Ferri , C. , and Benini , L . 2006. An integrated open framework for heterogeneous MPSoC design space exploration . In Proceedings of the Design, Automation and Test Conference in Europe. 1--6. Angiolini, F., Ceng, J., Leupers, R., Ferrari, F., Ferri, C., and Benini, L. 2006. An integrated open framework for heterogeneous MPSoC design space exploration. In Proceedings of the Design, Automation and Test Conference in Europe. 1--6."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.01.004"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89982-2_41"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01929-6_4"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278667"},{"volume-title":"International Symposium on System-on-Chop (SoC). 1--4.","author":"Carvalho E.","key":"e_1_2_1_7_1","unstructured":"Carvalho , E. and Moraes , F . 2008. Congestion-aware task mapping in heterogeneous MPSoCs . In International Symposium on System-on-Chop (SoC). 1--4. Carvalho, E. and Moraes, F. 2008. Congestion-aware task mapping in heterogeneous MPSoCs. In International Symposium on System-on-Chop (SoC). 1--4."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.766752"},{"key":"e_1_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Gangwal O. P. Radulescu A. Goossens K. Pestana S. G. and Rijpkema E. 2005. Building predictable systems on chip: An analysis of guaranteed communication in the \u00c6thereal network on chip. In Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices vol. 3 Springer 1--36.  Gangwal O. P. Radulescu A. Goossens K. Pestana S. G. and Rijpkema E. 2005. Building predictable systems on chip: An analysis of guaranteed communication in the \u00c6thereal network on chip. In Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices vol. 3 Springer 1--36.","DOI":"10.1007\/1-4020-3454-7_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2005.2"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049053"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.03.006"},{"volume-title":"Proceedings of the Conference on Design and Architectures for Signal and Image Processing. 1--7.","author":"Hentati M.","key":"e_1_2_1_15_1","unstructured":"Hentati , M. , Aoudni , Y. , Nezan , J. , Abid , M. , and Deforges , O . 2011. FPGA dynamic reconfiguration using the RVC technology: Inverse quantization case study . In Proceedings of the Conference on Design and Architectures for Signal and Image Processing. 1--7. Hentati, M., Aoudni, Y., Nezan, J., Abid, M., and Deforges, O. 2011. FPGA dynamic reconfiguration using the RVC technology: Inverse quantization case study. In Proceedings of the Conference on Design and Architectures for Signal and Image Processing. 1--7."},{"volume-title":"Proceedings of the conference on Design, automation and Test in Europe (DATE'04)","author":"Hu J.","key":"e_1_2_1_16_1","unstructured":"Hu , J. and Marculescu , R . 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints . In Proceedings of the conference on Design, automation and Test in Europe (DATE'04) . Hu, J. and Marculescu, R. 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In Proceedings of the conference on Design, automation and Test in Europe (DATE'04)."},{"volume-title":"Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia. 41--50","author":"Jia Z. J.","key":"e_1_2_1_17_1","unstructured":"Jia , Z. J. , Pimentel , A. , Thompson , M. , Bautista , T. , and Nunez , A . 2010. NASA: A generic infrastructure for system-level MP-SoC design space exploration . In Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia. 41--50 . Jia, Z. J., Pimentel, A., Thompson, M., Bautista, T., and Nunez, A. 2010. NASA: A generic infrastructure for system-level MP-SoC design space exploration. In Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia. 41--50."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455230"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331333"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367049"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"volume-title":"Proceedings of the International Conference on Computer Design. 164--169","author":"Leijten J.","key":"e_1_2_1_23_1","unstructured":"Leijten , J. , van Meerbergen , J. , Timmer , A. , and Jess , J . 1997. PROPHID: A heterogeneous multi-processor architecture for multimedia . In Proceedings of the International Conference on Computer Design. 164--169 . Leijten, J., van Meerbergen, J., Timmer, A., and Jess, J. 1997. PROPHID: A heterogeneous multi-processor architecture for multimedia. In Proceedings of the International Conference on Computer Design. 164--169."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.49"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 691--696","author":"Lukasiewycz M.","key":"e_1_2_1_25_1","unstructured":"Lukasiewycz , M. , Glass , M. , Haubelt , C. , and Teich , J . 2008. Efficient symbolic multi-objective design space exploration . In Proceedings of the Asia and South Pacific Design Automation Conference. 691--696 . Lukasiewycz, M., Glass, M., Haubelt, C., and Teich, J. 2008. Efficient symbolic multi-objective design space exploration. In Proceedings of the Asia and South Pacific Design Automation Conference. 691--696."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. 196--201","author":"Mariani G.","key":"e_1_2_1_26_1","unstructured":"Mariani , G. , Avasare , P. , Vanmeerbeeck , G. , Ykman-Couvreur , C. , Palermo , G. , Silvano , C. , and Zaccaria , V . 2010. An industrial design space exploration framework for supporting run-time resource management on multi-core systems . In Proceedings of the Conference on Design, Automation and Test in Europe. 196--201 . Mariani, G., Avasare, P., Vanmeerbeeck, G., Ykman-Couvreur, C., Palermo, G., Silvano, C., and Zaccaria, V. 2010. An industrial design space exploration framework for supporting run-time resource management on multi-core systems. In Proceedings of the Conference on Design, Automation and Test in Europe. 196--201."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244335"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289941"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912097"},{"volume-title":"Encyclopedia of integer sequences","key":"e_1_2_1_30_1","unstructured":"OEIS. 2012. Encyclopedia of integer sequences . http:\/\/oeis.org\/. OEIS. 2012. Encyclopedia of integer sequences. http:\/\/oeis.org\/."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/1233748.1233750"},{"volume-title":"Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia. 7--12","author":"Palermo G.","key":"e_1_2_1_32_1","unstructured":"Palermo , G. , Silvano , C. , and Zaccaria , V . 2008. Robust optimization of SoC architectures: A multi-scenario approach . In Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia. 7--12 . Palermo, G., Silvano, C., and Zaccaria, V. 2008. Robust optimization of SoC architectures: A multi-scenario approach. In Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia. 7--12."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1081081.1081131"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. 58--63","author":"Paulin P. G.","key":"e_1_2_1_34_1","unstructured":"Paulin , P. G. , Pilkington , C. , Bensoudane , E. , Langevin , M. , and Lyonnard , D . 2004. Application of a multi-processor SoC platform to high-speed packet forwarding . In Proceedings of the Conference on Design, Automation and Test in Europe. 58--63 . Paulin, P. G., Pilkington, C., Bensoudane, E., Langevin, M., and Lyonnard, D. 2004. Application of a multi-processor SoC platform to high-speed packet forwarding. In Proceedings of the Conference on Design, Automation and Test in Europe. 58--63."},{"volume-title":"Proceedings of the International Symposium on Consumer Electronics. 1--5.","author":"Ren J.","key":"e_1_2_1_35_1","unstructured":"Ren , J. and Kehtarnavaz , N . 2007. Comparison of power consumption for motion compensation and deblocking filters in high definition video coding . In Proceedings of the International Symposium on Consumer Electronics. 1--5. Ren, J. and Kehtarnavaz, N. 2007. Comparison of power consumption for motion compensation and deblocking filters in high definition video coding. In Proceedings of the International Symposium on Consumer Electronics. 1--5."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018132"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2062192"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.612178"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2009.18"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038726"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.04.007"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278674"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.23"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.31"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDCAT.2006.70"},{"key":"e_1_2_1_46_1","unstructured":"Texas Instruments. 2010. TMS320C6412 DSP. http:\/\/www.ti.com\/product\/tms320c6412.  Texas Instruments. 2010. TMS320C6412 DSP. http:\/\/www.ti.com\/product\/tms320c6412."},{"key":"e_1_2_1_47_1","unstructured":"TILE-Gx100 2009. First 100-core processor with the new TILE-Gx family. http:\/\/www.tilera.com\/products\/processors\/TILE-Gx_Family.  TILE-Gx100 2009. First 100-core processor with the new TILE-Gx family. http:\/\/www.tilera.com\/products\/processors\/TILE-Gx_Family."},{"volume-title":"International Conference on Computer Design. 305--312","author":"van Stralen P.","key":"e_1_2_1_48_1","unstructured":"van Stralen , P. and Pimentel , A . 2010. Scenario-based design space exploration of MPSoCs . In International Conference on Computer Design. 305--312 . van Stralen, P. and Pimentel, A. 2010. Scenario-based design space exploration of MPSoCs. In International Conference on Computer Design. 305--312."},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 98--589","author":"Vangal S.","key":"e_1_2_1_49_1","unstructured":"Vangal , S. , Howard , J. , Ruhl , G. , Dighe , S. , Wilson , H. , Tschanz , J. , Finan , D. , Iyer , P. , Singh , A. , Jacob , T. , Jain , S. , Venkataraman , S. , Hoskote , Y. , and Borkar , N . 2007. An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS . In Proceedings of the International Solid-State Circuits Conference. 98--589 . Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., and Borkar, N. 2007. An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In Proceedings of the International Solid-State Circuits Conference. 98--589."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581226"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Technology. 389--392","author":"Yang Z.","key":"e_1_2_1_51_1","unstructured":"Yang , Z. , Kumar , A. , and Ha , Y . 2010. An area-efficient dynamically reconfigurable spatial division multiplexing network-on-chip with static throughput guarantee . In Proceedings of the International Conference on Field-Programmable Technology. 389--392 . Yang, Z., Kumar, A., and Ha, Y. 2010. An area-efficient dynamically reconfigurable spatial division multiplexing network-on-chip with static throughput guarantee. In Proceedings of the International Conference on Field-Programmable Technology. 389--392."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2010.0030"},{"volume-title":"Proceedings of the International Symposium on System-on-Chip. 1--4.","author":"Ykman-Couvreur C.","key":"e_1_2_1_53_1","unstructured":"Ykman-Couvreur , C. , Nollet , V. , Catthoor , F. , and Corp oraal, H . 2006. Fast multi-dimension multi-choice knapsack heuristic for MP-SoC run-time management . In Proceedings of the International Symposium on System-on-Chip. 1--4. Ykman-Couvreur, C., Nollet, V., Catthoor, F., and Corporaal, H. 2006. Fast multi-dimension multi-choice knapsack heuristic for MP-SoC run-time management. In Proceedings of the International Symposium on System-on-Chip. 1--4."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188275.1188277"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2390191.2390200","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2390191.2390200","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:45Z","timestamp":1750235745000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2390191.2390200"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":54,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,1]]}},"alternative-id":["10.1145\/2390191.2390200"],"URL":"https:\/\/doi.org\/10.1145\/2390191.2390200","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,1]]},"assertion":[{"value":"2011-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-01-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}