{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:40:24Z","timestamp":1761648024590,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/E06065X\/1"],"award-info":[{"award-number":["EP\/E06065X\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2012,12]]},"abstract":"<jats:p>Power is an important issue limiting the applicability of Field Programmable Gate Arrays (FPGAs) since it is considered to be up to one order of magnitude higher than in ASICs. Recently, dynamic reconfiguration in FPGAs has emerged as a viable technique able to achieve power and cost reductions by time-multiplexing the required functionality at runtime. In this article, the applicability of Adaptive Voltage Scaling (AVS) to FPGAs is considered together with dynamic reconfiguration of logic and clock management resources to further improve the power profile of these devices. AVS is a popular power-saving technique in ASICs that enables a device to regulate its own voltage and frequency based on workload, fabrication, and operating conditions. The resulting processing platform exploits the available application-dependent timing margins to achieve a power reduction up to 85% operating at 0.58 volts compared with operating at a nominal voltage of 1 volt. The results also show that the energy requirements at 0.58 volts are aproximately five times lower compared with nominal voltage and this can be explained by the approximate cubic relation of static energy with voltage and the fact that the static component dominates power consumption in the considered FPGA devices.<\/jats:p>","DOI":"10.1145\/2392616.2392618","type":"journal-article","created":{"date-parts":[[2012,12,17]],"date-time":"2012-12-17T15:12:15Z","timestamp":1355757135000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform"],"prefix":"10.1145","volume":"5","author":[{"given":"Atukem","family":"Nabina","sequence":"first","affiliation":[{"name":"University of Bristol"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Luis","family":"Nunez-Yanez","sequence":"additional","affiliation":[{"name":"University of Bristol"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,12]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Altera. 2010. Increasing design functionality with partial and dynamic reconfiguration in 28-nm fpgas. http:\/\/www.altera.com\/literature\/wp\/wp-01137-stxv-dynamic-partial-reconfig.pdf. Altera . 2010. Increasing design functionality with partial and dynamic reconfiguration in 28-nm fpgas. http:\/\/www.altera.com\/literature\/wp\/wp-01137-stxv-dynamic-partial-reconfig.pdf."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968287"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871535"},{"volume-title":"Proceedings of the IEEE International Conference on Field Programmable Technology. 173--180","author":"Chow C.","key":"e_1_2_1_4_1"},{"volume-title":"Proceedings of the IEEE Technical, Professional and Student Development Workshop. 6--11","author":"Dhar S.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","unstructured":"Dye D. 2011. Partial reconfiguration of virtex fpgas in ise12. http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp374_Partial_Reconfig_Xilinx_FPGAs.pdf. Dye D. 2011. Partial reconfiguration of virtex fpgas in ise12. http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp374_Partial_Reconfig_Xilinx_FPGAs.pdf."},{"key":"e_1_2_1_7_1","unstructured":"Gaisler A. 2010a. Grlib ip core user\u2019s manual. http:\/\/www.gaisler.com\/products\/grlib\/grip.pdf. Gaisler A. 2010a. Grlib ip core user\u2019s manual. http:\/\/www.gaisler.com\/products\/grlib\/grip.pdf."},{"key":"e_1_2_1_8_1","unstructured":"Gaisler A. 2010b. Grlib ip library user\u2019s manual. http:\/\/gaisler.com\/products\/grlib\/grip.pdf. Gaisler A. 2010b. Grlib ip library user\u2019s manual. http:\/\/gaisler.com\/products\/grlib\/grip.pdf."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313920"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781137"},{"volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture. 158--168","author":"Iyer A.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","unstructured":"Klein P. A. M. and Philofsky B. 2008. Virtex-5 fpga system power design considerations. http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp285.pdf. Klein P. A. M. and Philofsky B. 2008. Virtex-5 fpga system power design considerations. http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp285.pdf."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009965"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201907)","author":"Lamoureux J.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996767"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382678"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201909)","author":"Liu M.","key":"e_1_2_1_20_1"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526368"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.118"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201907)","author":"Nunez-Yanez J.","key":"e_1_2_1_23_1"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL\u201908)","author":"Nunez-Yanez J.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968285"},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference. 183--186","author":"Rahman A.","key":"e_1_2_1_26_1"},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference (CICC\u201910)","author":"Ryan J.","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844305"},{"volume-title":"Proceedings of the 1st USENIX Conference on Operating Systems Design and Implementation (OSDI\u201994)","author":"Weiser M.","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","unstructured":"Xilinx. 2010a. Virtex-5 fpga data sheet: Dc and switching characteristics. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds202.pdf. Xilinx . 2010a. Virtex-5 fpga data sheet: Dc and switching characteristics. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds202.pdf."},{"key":"e_1_2_1_31_1","unstructured":"Xilinx. 2010b. Virtex-5 fpga user guide. http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug190.pdf. Xilinx . 2010b. Virtex-5 fpga user guide. http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug190.pdf."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2392616.2392618","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2392616.2392618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:32Z","timestamp":1750239272000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2392616.2392618"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["10.1145\/2392616.2392618"],"URL":"https:\/\/doi.org\/10.1145\/2392616.2392618","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2012,12]]},"assertion":[{"value":"2011-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}