{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:51Z","timestamp":1750307091109,"version":"3.41.0"},"reference-count":68,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2012,12]]},"abstract":"<jats:p>Traditionally, hardware circuits are realized according to techniques that follow the classical phases of design and testing. A completely new approach in the creation of hardware circuits has been proposed---the Evolvable Hardware (EHW) paradigm, which bases the circuit synthesis on a goal-oriented evolutionary process inspired by biological evolution in Nature.<\/jats:p><jats:p>FPGA-based approaches have emerged as the main architectural solution to implement EHW systems. Various EHW systems have been proposed by researchers but most of them, being based on outdated chips, do not take advantage of the interesting features introduced in newer FPGAs. This article describes a project named Hardware Evolution over Reconfigurable Architectures (HERA), which aims at creating a complete and performance-oriented framework for the evolution of digital circuits, leveraging the reconfiguration technology available in FPGAs. The project is described from its birth to its current state, presenting its evolutionary technique tailored for FPGA-based circuits and the most recent enhancements to improve the scalability with respect to problem size. The developed EHW system outperforms the state of the art, proving its effectiveness in evolving both standard benchmarks and more complex real-world applications.<\/jats:p>","DOI":"10.1145\/2392616.2392620","type":"journal-article","created":{"date-parts":[[2012,12,17]],"date-time":"2012-12-17T15:12:15Z","timestamp":1355757135000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["On the Evolution of Hardware Circuits via Reconfigurable Architectures"],"prefix":"10.1145","volume":"5","author":[{"given":"Fabio","family":"Cancare","sequence":"first","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide B.","family":"Bartolini","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Carminati","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco D.","family":"Santambrogio","sequence":"additional","affiliation":[{"name":"MIT"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,12]]},"reference":[{"key":"e_1_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/CHANGE.2011.6172448"},{"key":"e_1_2_2_2_1","doi-asserted-by":"crossref","unstructured":"Cancare F. Castagna M. Renesto M. and Sciuto D. 2010a. A highly parallel FPGA-based evolvable hardware architecture. Advances Para. Comput. 19. 608--615. Cancare F. Castagna M. Renesto M. and Sciuto D. 2010a. A highly parallel FPGA-based evolvable hardware architecture. Advances Para. Comput. 19 . 608--615.","DOI":"10.3233\/978-1-60750-530-3-608"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 853--856","author":"Cancare F.","key":"e_1_2_2_3_1","unstructured":"Cancare , F. , Santambrogio , M. , and Sciuto , D . 2010b. A direct bitstream manipulation approach for Virtex4-based evolvable systems . In Proceedings of the IEEE International Symposium on Circuits and Systems. 853--856 . Cancare, F., Santambrogio, M., and Sciuto, D. 2010b. A direct bitstream manipulation approach for Virtex4-based evolvable systems. In Proceedings of the IEEE International Symposium on Circuits and Systems. 853--856."},{"key":"e_1_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_8"},{"key":"e_1_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"volume-title":"Proceedings of the 9th International Conference on Artifical Inteligence and Security in Computing Systems. 41--51","author":"Czerniak J.","key":"e_1_2_2_6_1","unstructured":"Czerniak , J. and Zarzycki , H . 2002. Application of rough sets in the presumptive diagnosis of urinary system diseases . In Proceedings of the 9th International Conference on Artifical Inteligence and Security in Computing Systems. 41--51 . Czerniak, J. and Zarzycki, H. 2002. Application of rough sets in the presumptive diagnosis of urinary system diseases. In Proceedings of the 9th International Conference on Artifical Inteligence and Security in Computing Systems. 41--51."},{"volume-title":"Artificial Neural Nets and Genetic Algorithms","author":"de Garis H.","key":"e_1_2_2_7_1","unstructured":"de Garis , H. 1993. Evolvable hardware genetic programming of a Darwin machine . In Artificial Neural Nets and Genetic Algorithms , Springer Verlag , 441--449. de Garis, H. 1993. Evolvable hardware genetic programming of a Darwin machine. In Artificial Neural Nets and Genetic Algorithms, Springer Verlag, 441--449."},{"key":"e_1_2_2_8_1","volume-title":"Evolutionary Computation: Toward a New Philosophy of Machine Intelligence","author":"Fogel D. B.","year":"2006","unstructured":"Fogel , D. B. 2006 . Evolutionary Computation: Toward a New Philosophy of Machine Intelligence . Wiley-IEEE Press . Fogel, D. B. 2006. Evolutionary Computation: Toward a New Philosophy of Machine Intelligence. Wiley-IEEE Press."},{"key":"e_1_2_2_9_1","unstructured":"Frank A. and Asuncion A. 2011. UCI machine learning repository. www.ics.uci.edu\/~mlearn\/. Frank A. and Asuncion A. 2011. UCI machine learning repository. www.ics.uci.edu\/~mlearn\/."},{"key":"e_1_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.46"},{"key":"e_1_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2006.55"},{"key":"e_1_2_2_12_1","volume-title":"Genetic Algorithms in Search, Optimization and Machine Learning","author":"Goldberg D. E.","unstructured":"Goldberg , D. E. 1989. Genetic Algorithms in Search, Optimization and Machine Learning 1 st Ed. Addison-Wesley Longman Publishing Co., Inc. , Boston, MA . Goldberg, D. E. 1989. Genetic Algorithms in Search, Optimization and Machine Learning 1st Ed. Addison-Wesley Longman Publishing Co., Inc., Boston, MA.","edition":"1"},{"key":"e_1_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2005.18"},{"key":"e_1_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1177276"},{"volume-title":"Proceedings of the 2nd International Conference on From Animals to Animats. 417--424","author":"Higuchi T.","key":"e_1_2_2_15_1","unstructured":"Higuchi , T. , Niwa , T. , Tanaka , T. , Iba , H. , De Garis , H. , and Furuya , T . 1993. Evolving hardware with genetic learning: A first step towards building a Darwin machine . In Proceedings of the 2nd International Conference on From Animals to Animats. 417--424 . Higuchi, T., Niwa, T., Tanaka, T., Iba, H., De Garis, H., and Furuya, T. 1993. Evolving hardware with genetic learning: A first step towards building a Darwin machine. In Proceedings of the 2nd International Conference on From Animals to Animats. 417--424."},{"key":"e_1_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/787263.787857"},{"key":"e_1_2_2_17_1","volume-title":"-H","author":"Hsiung P.-A.","year":"2009","unstructured":"Hsiung , P.-A. , Santambrogio , M. D. , and Huang , C . -H . 2009 . Reconfigurable System Design and Verification. CRC Press , Inc. Hsiung, P.-A., Santambrogio, M. D., and Huang, C.-H. 2009. Reconfigurable System Design and Verification. CRC Press, Inc."},{"key":"e_1_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150350"},{"key":"e_1_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.788490"},{"volume-title":"Proceedings of the 6th International Conference on Emerging Technologies. 343--347","author":"Irfan M.","key":"e_1_2_2_20_1","unstructured":"Irfan , M. , Habib , Q. , Hassan , G. , Yahya , K. , and Hayat , S . 2010. Combinational digital circuit synthesis using Cartesian genetic programming from a NAND gate template . In Proceedings of the 6th International Conference on Emerging Technologies. 343--347 . Irfan, M., Habib, Q., Hassan, G., Yahya, K., and Hayat, S. 2010. Combinational digital circuit synthesis using Cartesian genetic programming from a NAND gate template. In Proceedings of the 6th International Conference on Emerging Technologies. 343--347."},{"key":"e_1_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/787263.787829"},{"volume-title":"Proceedings of the 1st NASA\/DoD Workshop on Evolvable Hardware. 54--63","author":"Kalganova T.","key":"e_1_2_2_22_1","unstructured":"Kalganova , T. and Miller , J . 1999. Evolving more efficient digital circuits by allowing circuit layout Evolution and Multi-objective Fitness . In Proceedings of the 1st NASA\/DoD Workshop on Evolvable Hardware. 54--63 . Kalganova, T. and Miller, J. 1999. Evolving more efficient digital circuits by allowing circuit layout Evolution and Multi-objective Fitness. In Proceedings of the 1st NASA\/DoD Workshop on Evolvable Hardware. 54--63."},{"key":"e_1_2_2_23_1","first-page":"62","article-title":"FPGA-based systems for evolvable hardware","volume":"3","author":"Lambert C.","year":"2009","unstructured":"Lambert , C. , Kalganova , T. , and Stomeo , E. 2009 . FPGA-based systems for evolvable hardware . Intern. J. Elect. Comput. Syst. Eng. 3 , 1, 62 -- 68 . Lambert, C., Kalganova, T., and Stomeo, E. 2009. FPGA-based systems for evolvable hardware. Intern. J. Elect. Comput. Syst. Eng. 3, 1, 62--68.","journal-title":"Intern. J. Elect. Comput. Syst. Eng."},{"key":"e_1_2_2_24_1","doi-asserted-by":"crossref","unstructured":"Layzell P. 1998. The \u2018Evolvable Motherboard\u2019. A test pfor the research of intrinsic hardware evolution. Cognitive Science Research Paper 479. Layzell P. 1998. The \u2018Evolvable Motherboard\u2019. A test pfor the research of intrinsic hardware evolution. Cognitive Science Research Paper 479.","DOI":"10.1007\/BFb0057606"},{"volume-title":"Proceedings of the 1st NASA\/DoD Workshop on Evolvable Hardware. 12--17","author":"Levi D.","key":"e_1_2_2_25_1","unstructured":"Levi , D. and Guccione , S. A . 1999. GeneticFPGA: Evolving stable circuits on mainstream FPGA devices . In Proceedings of the 1st NASA\/DoD Workshop on Evolvable Hardware. 12--17 . Levi, D. and Guccione, S. A. 1999. GeneticFPGA: Evolving stable circuits on mainstream FPGA devices. In Proceedings of the 1st NASA\/DoD Workshop on Evolvable Hardware. 12--17."},{"key":"e_1_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:MACH.0000011804.08528.7d"},{"volume-title":"Proceedings of the 19th Field Programmable Logic and Applications Conference. 498--502","author":"Liu M.","key":"e_1_2_2_27_1","unstructured":"Liu , M. , Kuehn , W. , Lu , Z. , and Jantsch , A . 2009. Run-time partial reconfiguration speed investigation and architectural design space exploration . In Proceedings of the 19th Field Programmable Logic and Applications Conference. 498--502 . Liu, M., Kuehn, W., Lu, Z., and Jantsch, A. 2009. Run-time partial reconfiguration speed investigation and architectural design space exploration. In Proceedings of the 19th Field Programmable Logic and Applications Conference. 498--502."},{"key":"e_1_2_2_28_1","volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli G. D.","unstructured":"Micheli , G. D. 1994. Synthesis and Optimization of Digital Circuits , 1 st Ed. McGraw-Hill Higher Education . Micheli, G. D. 1994. Synthesis and Optimization of Digital Circuits, 1st Ed. McGraw-Hill Higher Education.","edition":"1"},{"key":"e_1_2_2_29_1","volume-title":"Discovery Engine: Strange Circuits and New Principles","author":"Miller J. F.","year":"2002","unstructured":"Miller , J. F. , Kalganova , T. , Job , D. , and Lipnitskaya , N . 2002 . The Genetic Algorithm as a Discovery Engine: Strange Circuits and New Principles . Morgan Kaufmann Publishers Inc ., 443--466. Miller, J. F., Kalganova, T., Job, D., and Lipnitskaya, N. 2002. The Genetic Algorithm as a Discovery Engine: Strange Circuits and New Principles. Morgan Kaufmann Publishers Inc., 443--466."},{"volume-title":"Proceedings of the 5th International Conference on Parallel Problem Solving from Nature. 927--936","author":"Miller J. F.","key":"e_1_2_2_30_1","unstructured":"Miller , J. F. and Thomson , P . 1998. Aspects of digital evolution: Evolvability and architecture . In Proceedings of the 5th International Conference on Parallel Problem Solving from Nature. 927--936 . Miller, J. F. and Thomson, P. 1998. Aspects of digital evolution: Evolvability and architecture. In Proceedings of the 5th International Conference on Parallel Problem Solving from Nature. 927--936."},{"key":"e_1_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862654"},{"key":"e_1_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1095408.1095418"},{"volume-title":"Proceedings of the 17th International Conference on Field Programmable Logic and Applications. 299--304","author":"Oreifej R.","key":"e_1_2_2_33_1","unstructured":"Oreifej , R. , Al-Haddad , R. , Tan , H. , and Demara , R . 2007. Layered approach to intrinsic evolvable hardware using direct bitstream manipulation of Virtex II Pro devices . In Proceedings of the 17th International Conference on Field Programmable Logic and Applications. 299--304 . Oreifej, R., Al-Haddad, R., Tan, H., and Demara, R. 2007. Layered approach to intrinsic evolvable hardware using direct bitstream manipulation of Virtex II Pro devices. In Proceedings of the 17th International Conference on Field Programmable Logic and Applications. 299--304."},{"key":"e_1_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/502512.502565"},{"key":"e_1_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2026607"},{"key":"e_1_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/1058426.1058888"},{"volume-title":"Proceedings of the 2nd Asia-Pacific Conference on Simulated Evolution and Learning. 114--121","author":"Porter R. B.","key":"e_1_2_2_37_1","unstructured":"Porter , R. B. and Bergmann , N. W . 1998. Evolving FPGA based cellular automata . In Proceedings of the 2nd Asia-Pacific Conference on Simulated Evolution and Learning. 114--121 . Porter, R. B. and Bergmann, N. W. 1998. Evolving FPGA based cellular automata. In Proceedings of the 2nd Asia-Pacific Conference on Simulated Evolution and Learning. 114--121."},{"volume-title":"Proceedings of the IEEE International Symposium on Parallel and Distributed Processing. 1--7.","author":"Schuck C.","key":"e_1_2_2_38_1","unstructured":"Schuck , C. , Kuhnle , M. , Hubner , M. , and Becker , J . 2008. A framework for dynamic 2D placement on FPGAs . In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing. 1--7. Schuck, C., Kuhnle, M., Hubner, M., and Becker, J. 2008. A framework for dynamic 2D placement on FPGAs. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing. 1--7."},{"key":"e_1_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1265949.1265954"},{"key":"e_1_2_2_40_1","first-page":"461","article-title":"An evolvable combinational unit for FPGAs","volume":"23","author":"Sekanina L.","year":"2004","unstructured":"Sekanina , L. and Friedl , S. 2004 . An evolvable combinational unit for FPGAs . Comput. Inform. 23 , 5, 461 -- 486 . Sekanina, L. and Friedl, S. 2004. An evolvable combinational unit for FPGAs. Comput. Inform. 23, 5, 461--486.","journal-title":"Comput. Inform."},{"volume-title":"Proceedings of the 25th International Parallel and Distributed Processing Symposium. 169--175","author":"Simen Gimle Hansen D. K.","key":"e_1_2_2_41_1","unstructured":"Simen Gimle Hansen , D. K. and Torresen , J . 2011. High speed partial run time reconfiguration using enhanced ICAP hard macro . In Proceedings of the 25th International Parallel and Distributed Processing Symposium. 169--175 . Simen Gimle Hansen, D. K. and Torresen, J. 2011. High speed partial run time reconfiguration using enhanced ICAP hard macro. In Proceedings of the 25th International Parallel and Distributed Processing Symposium. 169--175."},{"key":"e_1_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCB.2006.872259"},{"key":"e_1_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/11732242_30"},{"key":"e_1_2_2_44_1","volume-title":"Proceedings of the 1st International Conference on Evolvable Systems: From Biology to Hardware. 390--405","author":"Thompson A.","year":"1996","unstructured":"Thompson , A. 1996 . An evolved circuit, intrinsic in silicon, entwined with physics . In Proceedings of the 1st International Conference on Evolvable Systems: From Biology to Hardware. 390--405 . Thompson, A. 1996. An evolved circuit, intrinsic in silicon, entwined with physics. In Proceedings of the 1st International Conference on Evolvable Systems: From Biology to Hardware. 390--405."},{"key":"e_1_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/645508.656773"},{"key":"e_1_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.788489"},{"key":"e_1_2_2_47_1","volume-title":"Proceedings of Smart Engineering System Design: Neural Networks, Fuzzy Logic, Evolutionary Programming, Data Mining, and Complex Systems. 429--436","author":"Torresen J.","year":"1999","unstructured":"Torresen , J. 1999 . Increased complexity evolution applied to evolvable hardware . In Proceedings of Smart Engineering System Design: Neural Networks, Fuzzy Logic, Evolutionary Programming, Data Mining, and Complex Systems. 429--436 . Torresen, J. 1999. Increased complexity evolution applied to evolvable hardware. In Proceedings of Smart Engineering System Design: Neural Networks, Fuzzy Logic, Evolutionary Programming, Data Mining, and Complex Systems. 429--436."},{"key":"e_1_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_83"},{"volume-title":"Proceedings of the 3rd NASA\/DoD Workshop on Evolvable Hardware. 98--106","author":"Tyrrell A.","key":"e_1_2_2_49_1","unstructured":"Tyrrell , A. , Hollingworth , G. , and Smith , S . 2001. Evolutionary strategies and intrinsic fault tolerance . In Proceedings of the 3rd NASA\/DoD Workshop on Evolvable Hardware. 98--106 . Tyrrell, A., Hollingworth, G., and Smith, S. 2001. Evolutionary strategies and intrinsic fault tolerance. In Proceedings of the 3rd NASA\/DoD Workshop on Evolvable Hardware. 98--106."},{"key":"e_1_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1007\/11549703_6"},{"key":"e_1_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2006.38"},{"key":"e_1_2_2_52_1","volume-title":"Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation. Morgan Kaufmann","author":"Upegui A.","year":"2008","unstructured":"Upegui , A. and Sanchez , E . 2008 . Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation. Morgan Kaufmann , Chapter Evolvable FPGAs, 725--752. Upegui, A. and Sanchez, E. 2008. Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation. Morgan Kaufmann, Chapter Evolvable FPGAs, 725--752."},{"key":"e_1_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.105"},{"volume-title":"Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS). 192--199","author":"Vasicek Z.","key":"e_1_2_2_54_1","unstructured":"Vasicek , Z. , Bidlo , M. , Sekanina , L. , and Glette , K . 2011. Evolutionary design of efficient and robust switching image filters . In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS). 192--199 . Vasicek, Z., Bidlo, M., Sekanina, L., and Glette, K. 2011. Evolutionary design of efficient and robust switching image filters. In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS). 192--199."},{"key":"e_1_2_2_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.49"},{"volume-title":"Proceedings of Design, Automation Test in Europe Conference Exhibition. 1731--1736","author":"Vasicek Z.","key":"e_1_2_2_56_1","unstructured":"Vasicek , Z. , Sekanina , L. , and Bidlo , M . 2010. A Method for Design of Impulse Bursts Noise Filters Optimized for FPGA Implementations . In Proceedings of Design, Automation Test in Europe Conference Exhibition. 1731--1736 . Vasicek, Z., Sekanina, L., and Bidlo, M. 2010. A Method for Design of Impulse Bursts Noise Filters Optimized for FPGA Implementations. In Proceedings of Design, Automation Test in Europe Conference Exhibition. 1731--1736."},{"key":"e_1_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1741906.1742016"},{"volume-title":"Proceedings of the 7th International Conference on Evolvable Systems: From Biology to Hardware. 23--34","author":"Wang J.","key":"e_1_2_2_58_1","unstructured":"Wang , J. , Piao , C. H. , and Lee , C. H . 2007. Implementing multi-VRC cores to evolve combinational logic circuits in parallel . In Proceedings of the 7th International Conference on Evolvable Systems: From Biology to Hardware. 23--34 . Wang, J., Piao, C. H., and Lee, C. H. 2007. Implementing multi-VRC cores to evolve combinational logic circuits in parallel. In Proceedings of the 7th International Conference on Evolvable Systems: From Biology to Hardware. 23--34."},{"volume-title":"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. 163--169","author":"Williams J.","key":"e_1_2_2_59_1","unstructured":"Williams , J. and Bergmann , N . 2004. Embedded linux as a platform for dynamically self-reconfiguring systems-on-chip . In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. 163--169 . Williams, J. and Bergmann, N. 2004. Embedded linux as a platform for dynamically self-reconfiguring systems-on-chip. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. 163--169."},{"volume-title":"ML403 Evaluation Platform User Guide","author":"Xilinx Inc. 2006a.","key":"e_1_2_2_60_1","unstructured":"Xilinx Inc. 2006a. ML403 Evaluation Platform User Guide . Xilinx Inc . Xilinx Inc. 2006a. ML403 Evaluation Platform User Guide. Xilinx Inc."},{"key":"e_1_2_2_61_1","unstructured":"Xilinx Inc. 2006b. OPB HWICAP (v1.00.b) User Guide. Xilinx Inc. Xilinx Inc. 2006b. OPB HWICAP (v1.00.b) User Guide. Xilinx Inc."},{"volume-title":"Virtex-5 User Guide","author":"Xilinx Inc. 2007.","key":"e_1_2_2_62_1","unstructured":"Xilinx Inc. 2007. Virtex-5 User Guide . Xilinx Inc . Xilinx Inc. 2007. Virtex-5 User Guide. Xilinx Inc."},{"volume-title":"Virtex-4 User Guide","author":"Xilinx Inc. 2008.","key":"e_1_2_2_63_1","unstructured":"Xilinx Inc. 2008. Virtex-4 User Guide . Xilinx Inc . Xilinx Inc. 2008. Virtex-4 User Guide. Xilinx Inc."},{"volume-title":"Virtex-4 Configuration User Guide","author":"Xilinx Inc. 2009.","key":"e_1_2_2_64_1","unstructured":"Xilinx Inc. 2009. Virtex-4 Configuration User Guide . Xilinx Inc . Xilinx Inc. 2009. Virtex-4 Configuration User Guide. Xilinx Inc."},{"volume-title":"LogiCORE IP XPS HWICAP","author":"Xilinx Inc. 2011.","key":"e_1_2_2_65_1","unstructured":"Xilinx Inc. 2011. LogiCORE IP XPS HWICAP . Xilinx Inc . Xilinx Inc. 2011. LogiCORE IP XPS HWICAP. Xilinx Inc."},{"key":"e_1_2_2_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/5326.740672"},{"volume-title":"Proceedings of the 5th International Conference on Evolvable Systems: from Biology to Hardware. 198--207","author":"Yasunaga M.","key":"e_1_2_2_67_1","unstructured":"Yasunaga , M. , Yoshihara , I. , and Kim , J. H . 2003. Gene finding using evolvable reasoning hardware . In Proceedings of the 5th International Conference on Evolvable Systems: from Biology to Hardware. 198--207 . Yasunaga, M., Yoshihara, I., and Kim, J. H. 2003. Gene finding using evolvable reasoning hardware. In Proceedings of the 5th International Conference on Evolvable Systems: from Biology to Hardware. 198--207."},{"key":"e_1_2_2_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.96"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2392616.2392620","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2392616.2392620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:32Z","timestamp":1750239272000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2392616.2392620"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":68,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["10.1145\/2392616.2392620"],"URL":"https:\/\/doi.org\/10.1145\/2392616.2392620","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2012,12]]},"assertion":[{"value":"2012-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}