{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:11Z","timestamp":1750307171673,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T00:00:00Z","timestamp":1351209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,26]]},"DOI":"10.1145\/2393216.2393251","type":"proceedings-article","created":{"date-parts":[[2012,11,13]],"date-time":"2012-11-13T15:04:07Z","timestamp":1352819047000},"page":"205-211","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Finite state machine optimization in FPGAs"],"prefix":"10.1145","author":[{"given":"R.","family":"Uma","sequence":"first","affiliation":[{"name":"Pondicherry University, Pondicherry, India"}]},{"given":"P.","family":"Dhavachelvan","sequence":"additional","affiliation":[{"name":"Pondicherry University, Pondicherry, India"}]}],"member":"320","published-online":{"date-parts":[[2012,10,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"R. Uma \"Qualitative Analysis of Hardware Description Languages: VHDL and Verilog\" (IJCSIS) International Journal of Computer Science and Information Security Vol. 9 No. 4 pp-127--135 April 2011.  R. Uma \"Qualitative Analysis of Hardware Description Languages: VHDL and Verilog\" (IJCSIS) International Journal of Computer Science and Information Security Vol. 9 No. 4 pp-127--135 April 2011."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"JingXia Wang Sin Ming Loo \"Case Study of Finite Resource Optimization in FPGA Using Genetic Algorithm\" IJCA Vol. 17 No.2 June 2010  JingXia Wang Sin Ming Loo \"Case Study of Finite Resource Optimization in FPGA Using Genetic Algorithm\" IJCA Vol. 17 No.2 June 2010","DOI":"10.1145\/1543834.1543990"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Alberto Sangiovanni-Vincentelli Abbas El Gamal And Jonathan Rose \"Synthesis Methods for Field Programmable Gate Arrays\" Proceedings of the IEEE VOL. 81 NO. 7 JULY 1993  Alberto Sangiovanni-Vincentelli Abbas El Gamal And Jonathan Rose \"Synthesis Methods for Field Programmable Gate Arrays\" Proceedings of the IEEE VOL. 81 NO. 7 JULY 1993","DOI":"10.1109\/5.231344"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.53"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.32"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"abrizio Ferrandi Pier Luca Lanzi Gianluca Palermo Christian Pilato Donatella Sciuto Antonino Tumeo Politecnico di Milano \"n Evolutionary Approach to Area-Time Optimization of FPGA designs\" 2007 IEEE  abrizio Ferrandi Pier Luca Lanzi Gianluca Palermo Christian Pilato Donatella Sciuto Antonino Tumeo Politecnico di Milano \"n Evolutionary Approach to Area-Time Optimization of FPGA designs\" 2007 IEEE","DOI":"10.1109\/ICSAMOS.2007.4285745"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Stanislaw Deniziak Mariusz Wisniewski \"A Symbolic RTL Synthesis for LUT-based FPGAs 2009 IEEE  Stanislaw Deniziak Mariusz Wisniewski \"A Symbolic RTL Synthesis for LUT-based FPGAs 2009 IEEE","DOI":"10.1109\/DDECS.2009.5012107"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_9_1","unstructured":"Digital System Design Using VHDL Charles H. Roth Jr. PWS Publishing Company 1998 pp 25--27  Digital System Design Using VHDL Charles H. Roth Jr. PWS Publishing Company 1998 pp 25--27"},{"key":"e_1_3_2_1_10_1","unstructured":"Steve Golson \"One-hot state machine design for FPGAs\" March 30 1993--3rd PLD Design Conference Santa Clara CA  Steve Golson \"One-hot state machine design for FPGAs\" March 30 1993--3rd PLD Design Conference Santa Clara CA"},{"volume-title":"International Journal on Knowledge--Based Systems","year":"2006","author":"Dhavachelvan P.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","unstructured":"Jian Li Rajesh K. Gupta \"HDL Code Restructuring Using Timed Decision Tables\" http:\/\/www.ics.uci.edu\/iesag  Jian Li Rajesh K. Gupta \"HDL Code Restructuring Using Timed Decision Tables\" http:\/\/www.ics.uci.edu\/iesag"}],"event":{"name":"CCSEIT '12: The Second International Conference on Computational Science, Engineering","sponsor":["Avinashilingam University Avinashilingam University"],"location":"Coimbatore UNK India","acronym":"CCSEIT '12"},"container-title":["Proceedings of the Second International Conference on Computational Science, Engineering and Information Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2393216.2393251","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2393216.2393251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:46Z","timestamp":1750240486000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2393216.2393251"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,26]]},"references-count":12,"alternative-id":["10.1145\/2393216.2393251","10.1145\/2393216"],"URL":"https:\/\/doi.org\/10.1145\/2393216.2393251","relation":{},"subject":[],"published":{"date-parts":[[2012,10,26]]},"assertion":[{"value":"2012-10-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}