{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:12Z","timestamp":1750307172278,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T00:00:00Z","timestamp":1351209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,10,26]]},"DOI":"10.1145\/2393216.2393273","type":"proceedings-article","created":{"date-parts":[[2012,11,13]],"date-time":"2012-11-13T15:04:07Z","timestamp":1352819047000},"page":"337-340","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Design of 9-transistor single bit full adder"],"prefix":"10.1145","author":[{"given":"Manoj","family":"Kumar","sequence":"first","affiliation":[{"name":"Guru Jambheshwar University of Science & Technology, Hisar, India"}]}],"member":"320","published-online":{"date-parts":[[2012,10,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.03.008"},{"key":"e_1_3_2_1_2_1","volume-title":"CMOS Digital Integrated Circuits","author":"Leblebici Y.","unstructured":"Leblebici , Y. and. Kang , S. M. 1999. CMOS Digital Integrated Circuits , Singapore : Mc Graw Hill , 2 nd edition. Leblebici, Y. and. Kang, S. M. 1999. CMOS Digital Integrated Circuits, Singapore: Mc Graw Hill, 2nd edition.","edition":"2"},{"key":"e_1_3_2_1_3_1","unstructured":"Weste N. and Eshraghian K. 1993. Principles of CMOS VLSI Design A System Perspective. Addison-Wesley.   Weste N. and Eshraghian K. 1993. Principles of CMOS VLSI Design A System Perspective . Addison-Wesley."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"e_1_3_2_1_6_1","unstructured":"Adu-Shama E. and Bayoumi M. 1996. A new cell for low power adders IEEE International Symposium on Circuits and systems 1996 1014--1017.  Adu-Shama E. and Bayoumi M. 1996. A new cell for low power adders IEEE International Symposium on Circuits and systems 1996 1014--1017."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.133177"},{"key":"e_1_3_2_1_8_1","volume-title":"A novel multiplexer-based low-power full adder","author":"Al-Sheraidah Y. J.","year":"2004","unstructured":"Al-Sheraidah , Y. J. , Wang Sha , A. Y. , and Jin-Gyun Chung , E. 2004. A novel multiplexer-based low-power full adder . IEEE Transactions on Circuits and Systems: Express Briefs , 51, 7( Jul. 2004 ). Al-Sheraidah, Y. J., Wang Sha, A. Y., and Jin-Gyun Chung, E. 2004. A novel multiplexer-based low-power full adder. IEEE Transactions on Circuits and Systems: Express Briefs, 51, 7(Jul. 2004)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/795678.797268"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"e_1_3_2_1_11_1","first-page":"25","article-title":"2002. Design and analysis of low-power 10-transistor full adders using XOR-XNOR gates","volume":"49","author":"Bui H. T.","unstructured":"Bui , H. T. , Wang , Y. , and Jiang , Y . 2002. Design and analysis of low-power 10-transistor full adders using XOR-XNOR gates . IEEE Trans. Circuits Syst. II, Analog Digital Signal Process , 49 , 1(Jan. 2002), 25 -- 30 . Bui, H. T., Wang, Y., and Jiang, Y. 2002. Design and analysis of low-power 10-transistor full adders using XOR-XNOR gates. IEEE Trans. Circuits Syst. II, Analog Digital Signal Process, 49, 1(Jan. 2002), 25--30.","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digital Signal Process"},{"key":"e_1_3_2_1_12_1","volume-title":"proc. IEEE Int. Symp. Circuits Systems","author":"Zhang M.","year":"2003","unstructured":"Zhang , M. , Gu J. , and Chang , C. H . 2003. A novel hybrid pass logic with static CMOS output drive full-adder cell . In proc. IEEE Int. Symp. Circuits Systems , May 2003 , 317--320. Zhang, M., Gu J., and Chang, C. H.2003. A novel hybrid pass logic with static CMOS output drive full-adder cell. In proc. IEEE Int. Symp. Circuits Systems, May 2003, 317--320."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.842117"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1997.680546"}],"event":{"name":"CCSEIT '12: The Second International Conference on Computational Science, Engineering","sponsor":["Avinashilingam University Avinashilingam University"],"location":"Coimbatore UNK India","acronym":"CCSEIT '12"},"container-title":["Proceedings of the Second International Conference on Computational Science, Engineering and Information Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2393216.2393273","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2393216.2393273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:47Z","timestamp":1750240487000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2393216.2393273"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,26]]},"references-count":15,"alternative-id":["10.1145\/2393216.2393273","10.1145\/2393216"],"URL":"https:\/\/doi.org\/10.1145\/2393216.2393273","relation":{},"subject":[],"published":{"date-parts":[[2012,10,26]]},"assertion":[{"value":"2012-10-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}