{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:30Z","timestamp":1750306890747,"version":"3.41.0"},"reference-count":58,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People's Republic of China","doi-asserted-by":"publisher","award":["2011CB302301"],"award-info":[{"award-number":["2011CB302301"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61025008"],"award-info":[{"award-number":["61025008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000145","name":"Division of Information and Intelligent Systems","doi-asserted-by":"publisher","award":["IIS-0916859, CCF-0937993, CNS-1016609, and CNS-1116606"],"award-info":[{"award-number":["IIS-0916859, CCF-0937993, CNS-1016609, and CNS-1116606"]}],"id":[{"id":"10.13039\/100000145","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Central Universities Fundamental Research Foundation","award":["9.03E+11"],"award-info":[{"award-number":["9.03E+11"]}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["IIS-0916859, CCF-0937993, CNS-1016609, and CNS-1116606"],"award-info":[{"award-number":["IIS-0916859, CCF-0937993, CNS-1016609, and CNS-1116606"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["IIS-0916859, CCF-0937993, CNS-1016609, and CNS-1116606"],"award-info":[{"award-number":["IIS-0916859, CCF-0937993, CNS-1016609, and CNS-1116606"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2013,1]]},"abstract":"<jats:p>Our experimental study and analysis reveal that the bottlenecks of existing hardware transactional memory systems are largely rooted in the extra data movements in version management and in the inefficient scheduling of conflicting transactions in conflict management, particularly in the presence of high-contention and coarse-grained applications. In order to address this problem, we propose an integrated Pseudo-Associativity and Relaxed-Order approach to hardware Transactional Memory, called PARO-TM. It exploits the extra pseudo-associative space in the data cache to hold the new value of each transactional modification, and maintains the mappings between the old and new versions via an implicit pseudo-associative hash algorithm (i.e., by inverting the specific bit of the SET index). PARO-TM can branch out the speculative version from the old version upon each transactional modification on demand without a dedicated hardware component to hold the uncommitted data. This means that it is able to automatically access the proper version upon the transaction's commit or abort. Moreover, PARO-TM augments multi-version support in a chained directory to schedule conflicting transactions in a relaxed-order manner to further reduce their overheads. We compare PARO-TM with the state-of-the-art LogTM-SE, TCC, DynTM, and SUV-TM systems and find that PARO-TM consistently outperforms these four representative HTMs. This performance advantage of PARO-TM is far more pronounced under the high-contention and coarse-grained applications in the STAMP benchmark suite, for which PARO-TM is motivated and designed.<\/jats:p>","DOI":"10.1145\/2400682.2400701","type":"journal-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:28:56Z","timestamp":1358868536000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["An integrated pseudo-associativity and relaxed-order approach to hardware transactional memory"],"prefix":"10.1145","volume":"9","author":[{"given":"Zhichao","family":"Yan","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Jiang","sequence":"additional","affiliation":[{"name":"University of Nebraska - Lincoln"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yujuan","family":"Tan","sequence":"additional","affiliation":[{"name":"Chongqing University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,1,20]]},"reference":[{"unstructured":"Adl-Tabatbai A.-R. Shpeisman T. and Gottsclich J. 2011. Draft specification of transactional language constructs for c&plus;&plus;. http:\/\/www.open-std.org\/Jtc1\/sc22\/wg14\/www\/docs\/n1613.pdf.  Adl-Tabatbai A.-R. Shpeisman T. and Gottsclich J. 2011. Draft specification of transactional language constructs for c&plus;&plus;. http:\/\/www.open-std.org\/Jtc1\/sc22\/wg14\/www\/docs\/n1613.pdf.","key":"e_1_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1145\/165123.165153"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1109\/HPCA.2005.41"},{"doi-asserted-by":"publisher","key":"e_1_2_1_4_1","DOI":"10.1007\/978-3-540-69501-1_21"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1109\/PACT.2011.67"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1109\/MICRO.2010.25"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1145\/1669112.1669133"},{"volume-title":"Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA'11)","author":"Blake G.","key":"e_1_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1145\/1250662.1250667"},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1109\/ISCA.2008.24"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1145\/1250662.1250674"},{"volume-title":"Proceedings of the 2nd IEEE Symposium on High Performance Computer Architecture (HPCA'96)","author":"Calder B.","key":"e_1_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/1229428.1229441"},{"doi-asserted-by":"publisher","key":"e_1_2_1_14_1","DOI":"10.1109\/ISCA.2006.13"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1109\/HPCA.2007.346189"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1109\/2.55500"},{"volume-title":"20th HotChips Conference.","year":"2008","author":"Chaudhry S.","key":"e_1_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1145\/1168857.1168901"},{"volume-title":"Proceedings of the 12th International Symposium on High Performance Computer Architecture (HPCA'06)","year":"2006","author":"Chung J.","key":"e_1_2_1_19_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1145\/1168857.1168903"},{"volume-title":"Transactional Memory Workshop.","year":"2009","author":"Click C.","key":"e_1_2_1_21_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.1109\/ISCA.2006.43"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1145\/1508244.1508263"},{"volume-title":"Proceedings of the 5th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT).","author":"Dragojevic A.","key":"e_1_2_1_24_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_25_1","DOI":"10.1109\/90.851975"},{"doi-asserted-by":"publisher","key":"e_1_2_1_26_1","DOI":"10.5555\/822080.822797"},{"volume-title":"Proceedings of the 4th International Symposium on High-Performance Computer Architecture (HPCA'98)","author":"Gopal S.","key":"e_1_2_1_27_1"},{"doi-asserted-by":"crossref","unstructured":"Guerraoui R. and Kapalka M. 2010. Principles of Transactional Memory. Morgan and Claypool.  Guerraoui R. and Kapalka M. 2010. Principles of Transactional Memory. Morgan and Claypool.","key":"e_1_2_1_28_1","DOI":"10.1007\/978-3-031-02002-5"},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_1","DOI":"10.5555\/998680.1006711"},{"volume-title":"Proceedings of the 23rd IEEE International Symposium on High Performance Chips (HotChips'11)","year":"2011","author":"Haring R.","key":"e_1_2_1_30_1"},{"doi-asserted-by":"crossref","unstructured":"Harris T. Larus J. and Rajwar R. 2010. Transactional Memory 2nd ed. Morgan and Claypool.   Harris T. Larus J. and Rajwar R. 2010. Transactional Memory 2 nd ed. Morgan and Claypool.","key":"e_1_2_1_31_1","DOI":"10.1007\/978-3-031-01728-5"},{"doi-asserted-by":"publisher","key":"e_1_2_1_32_1","DOI":"10.1145\/165123.165164"},{"unstructured":"Intel. 2012. Intel architecture instruction set extensions programming reference. http:\/\/software.intel.com\/sites\/default\/files\/m\/a\/b\/3\/4\/d\/41604-319433-012a.pdf.  Intel. 2012. Intel architecture instruction set extensions programming reference. http:\/\/software.intel.com\/sites\/default\/files\/m\/a\/b\/3\/4\/d\/41604-319433-012a.pdf.","key":"e_1_2_1_33_1"},{"volume-title":"the 4th Workshop on Transactional Computing (TRANSACT'09)","year":"2009","author":"Kestor G.","key":"e_1_2_1_34_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_35_1","DOI":"10.1109\/HPCC.2008.110"},{"doi-asserted-by":"publisher","key":"e_1_2_1_36_1","DOI":"10.1145\/1509084.1509094"},{"doi-asserted-by":"publisher","key":"e_1_2_1_37_1","DOI":"10.1109\/PACT.2009.19"},{"doi-asserted-by":"publisher","key":"e_1_2_1_38_1","DOI":"10.1109\/MICRO.2010.23"},{"doi-asserted-by":"publisher","key":"e_1_2_1_39_1","DOI":"10.1109\/2.982916"},{"doi-asserted-by":"publisher","key":"e_1_2_1_40_1","DOI":"10.1145\/1105734.1105747"},{"doi-asserted-by":"publisher","key":"e_1_2_1_41_1","DOI":"10.1109\/ISCA.2006.9"},{"volume-title":"Proceedings of the 4th IEEE International Symposium on Workload Characteristics (IISWC'08)","author":"Minh C.","key":"e_1_2_1_42_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_43_1","DOI":"10.1145\/1250662.1250673"},{"volume-title":"Proceedings of the 12th IEEE Symposium on High Performance Computer Architecture (HPCA'06)","author":"Moore K.","first-page":"254","key":"e_1_2_1_44_1"},{"volume-title":"Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO'01)","author":"Powell M. D.","key":"e_1_2_1_45_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_46_1","DOI":"10.1145\/605397.605399"},{"doi-asserted-by":"publisher","key":"e_1_2_1_47_1","DOI":"10.1109\/ISCA.2005.54"},{"doi-asserted-by":"publisher","key":"e_1_2_1_48_1","DOI":"10.5555\/1521747.1521799"},{"doi-asserted-by":"publisher","key":"e_1_2_1_49_1","DOI":"10.1145\/1693453.1693462"},{"doi-asserted-by":"publisher","key":"e_1_2_1_50_1","DOI":"10.1109\/ISCA.2008.17"},{"doi-asserted-by":"publisher","key":"e_1_2_1_51_1","DOI":"10.1145\/1250662.1250676"},{"doi-asserted-by":"publisher","key":"e_1_2_1_52_1","DOI":"10.1109\/IPDPS.2009.5161021"},{"doi-asserted-by":"publisher","key":"e_1_2_1_53_1","DOI":"10.1145\/1995896.1995906"},{"doi-asserted-by":"publisher","key":"e_1_2_1_54_1","DOI":"10.1145\/1669112.1669132"},{"volume-title":"Digest of Technical Papers of IEEE International Solid-State Circuits Conference (ISSCC'08)","author":"Tremblay N.","key":"e_1_2_1_55_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_56_1","DOI":"10.1109\/IPDPS.2012.22"},{"doi-asserted-by":"publisher","key":"e_1_2_1_57_1","DOI":"10.1109\/HPCA.2007.346204"},{"doi-asserted-by":"publisher","key":"e_1_2_1_58_1","DOI":"10.1109\/IPDPS.2012.19"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2400682.2400701","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2400682.2400701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:52Z","timestamp":1750234732000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2400682.2400701"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":58,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,1]]}},"alternative-id":["10.1145\/2400682.2400701"],"URL":"https:\/\/doi.org\/10.1145\/2400682.2400701","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2013,1]]},"assertion":[{"value":"2012-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-01-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}