{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:30Z","timestamp":1750306890370,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2013,1]]},"abstract":"<jats:p>\n            Alternative interconnects are attractive for scaling on-chip communication bandwidth in a power-efficient manner. However, efficient utilization of the bandwidth provided by these emerging interconnects still remains an open problem due to the spatial and temporal communication heterogeneity. In this article, a\n            <jats:italic>Stream Arbitration<\/jats:italic>\n            scheme is proposed, where at runtime any source can compete for any communication channel of the interconnect to talk to any destination. We apply stream arbitration to radio frequency interconnect (RF-I). Experimental results show that compared to the representative token arbitration scheme, stream arbitration can provide an average 20% performance improvement and 12% power reduction.\n          <\/jats:p>","DOI":"10.1145\/2400682.2400719","type":"journal-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:28:56Z","timestamp":1358868536000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Stream arbitration"],"prefix":"10.1145","volume":"9","author":[{"given":"Chunhua","family":"Xiao","sequence":"first","affiliation":[{"name":"Beijing University of Technology, Beijing, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M-C.","family":"Frank Chang","sequence":"additional","affiliation":[{"name":"University of California, Los Angels, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angels, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Gill","sequence":"additional","affiliation":[{"name":"University of California, Los Angels, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhangqin","family":"Huang","sequence":"additional","affiliation":[{"name":"Beijing University of Technology, Beijing, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyue","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California, Los Angels, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[{"name":"University of California, Los Angels, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Wu","sequence":"additional","affiliation":[{"name":"University of California, Los Angels, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,1,20]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"IEEE International Symposium on Performance Analysis of Systems and Software, (ISPASS","author":"Agarwal N.","year":"2009","unstructured":"Agarwal , N. , Krishna , T. , Peh L.-S. , and Jha , N.K . 2009. GARNET: A detailed on-chip network model inside a full-system simulator , In IEEE International Symposium on Performance Analysis of Systems and Software, (ISPASS 2009 ). 33--42. Agarwal, N., Krishna, T., Peh L.-S., and Jha, N.K. 2009. GARNET: A detailed on-chip network model inside a full-system simulator, In IEEE International Symposium on Performance Analysis of Systems and Software, (ISPASS 2009). 33--42."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"e_1_2_1_3_1","volume-title":"Tech. Rep. TR-811-08","author":"Bienia C.","year":"2008","unstructured":"Bienia , C. , Kumar , S. , Singh , J. P. , and Li , K . 2008 . The PARSEC benchmark suite: Characterization and architectural implications. Tech. Rep. TR-811-08 , Princeton University . Bienia, C., Kumar, S., Singh, J. P., and Li, K. 2008. The PARSEC benchmark suite: Characterization and architectural implications. Tech. Rep. TR-811-08, Princeton University."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1521747.1521818"},{"volume-title":"Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA). l9l--202","author":"Chang M. F.","key":"e_1_2_1_5_1","unstructured":"Chang , M. F. , Cong , J. , Kaplan , A. , Naik , M. , Reinman , G. , Socher , E. , and Tam , S . -W. 2008b. CMP network-on-chip overlaid with multi-band RF-interconnect . In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA). l9l--202 . Chang, M. F., Cong, J., Kaplan, A., Naik, M., Reinman, G., Socher, E., and Tam, S.-W. 2008b. CMP network-on-chip overlaid with multi-band RF-interconnect. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA). l9l--202."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353649"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.850699"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333747"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333715"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1085"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837385"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105745"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.970556"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.2"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2009)","author":"Kahng A.","key":"e_1_2_1_19_1","unstructured":"Kahng , A. , Li , B. , Peh , L.-S. , and Samadi , K . 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2009) 423--428. Kahng, A., Li, B., Peh, L.-S., and Samadi, K. 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2009) 423--428."},{"volume-title":"proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) 50--51","author":"Kim Y.","key":"e_1_2_1_20_1","unstructured":"Kim , Y. , Byun , G.-S. , Tang , A. , Jou , C.-P. , Hsieh , H.-H. , Reinman , G. , Cong , J. , and Chang , M. F . 2012. An 8Gb\/s\/pin 4pJ\/b\/pin single-t-line dual (Base&plus;RF) band simultaneous bidirectional mobile memory I\/O interface , In proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) 50--51 . Kim, Y., Byun, G.-S., Tang, A., Jou, C.-P., Hsieh, H.-H., Reinman, G., Cong, J., and Chang, M. F. 2012. An 8Gb\/s\/pin 4pJ\/b\/pin single-t-line dual (Base&plus;RF) band simultaneous bidirectional mobile memory I\/O interface, In proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) 50--51."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"volume-title":"Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA), 211--222","author":"Lee H.","key":"e_1_2_1_22_1","unstructured":"Lee , H. , Cho , S. , and Bruce R.C . 2010. StimulusCache: Boosting performance of chip multiprocessors with excess cache . In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA), 211--222 . Lee, H., Cho, S., and Bruce R.C. 2010. StimulusCache: Boosting performance of chip multiprocessors with excess cache. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA), 211--222."},{"volume-title":"Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA). 219--230","author":"Lee H.","key":"e_1_2_1_23_1","unstructured":"Lee , H. , Cho , S. , and Bruce R.C . 2011. CloudCache: Expanding and shrinking private caches . In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA). 219--230 . Lee, H., Cho, S., and Bruce R.C. 2011. CloudCache: Expanding and shrinking private caches. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA). 219--230."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084858"},{"key":"e_1_2_1_25_1","volume-title":"-D","author":"Lusalsa A. K.","year":"2010","unstructured":"Lusalsa , A. K. and Legat , J . -D . 2010 . A hybrid NoC combining SDM-based circuit switching with packet switching for real-time applications. NORCHIP , 15--16, Nov, 1--4. Lusalsa, A. K. and Legat, J.-D. 2010. A hybrid NoC combining SDM-based circuit switching with packet switching for real-time applications. NORCHIP, 15--16, Nov, 1--4."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"volume-title":"Proceedings of the Conference on Design, Automation and test in Europe (DATE'09)","author":"Modarressi M.","key":"e_1_2_1_28_1","unstructured":"Modarressi , M. , Sarbazi-Azad , H. , and Arjomand M . 2009. A hybrid packet-circuit switched on-chip network based on SDM . In Proceedings of the Conference on Design, Automation and test in Europe (DATE'09) . 566--569. Modarressi, M., Sarbazi-Azad, H., and Arjomand M. 2009. A hybrid packet-circuit switched on-chip network based on SDM. In Proceedings of the Conference on Design, Automation and test in Europe (DATE'09). 566--569."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"volume-title":"proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 84--86","author":"Riedlinger R. J.","key":"e_1_2_1_30_1","unstructured":"Riedlinger , R. J. , Bhatia , R. , Biro , L. , Bowhill , B. , Fetzer , E. , Gronowski , P. , and Grutkowski , T . 2011. A 32nm 3.1 billion transistor 12-wide-issue Itanium\u00ae processor for mission-critical servers . In proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 84--86 . Riedlinger, R. J., Bhatia, R., Biro, L., Bowhill, B., Fetzer, E., Gronowski, P., and Grutkowski, T. 2011. A 32nm 3.1 billion transistor 12-wide-issue Itanium\u00ae processor for mission-critical servers. In proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 84--86."},{"volume-title":"proceedings of the IEEE VLSI Symposium. 90--91","author":"Tam S.-W.","key":"e_1_2_1_31_1","unstructured":"Tam , S.-W. , Socher , E. , Wong , A. , and Chang , M. F . 2009. A simultaneous tri-band on-chip RF-Interconnect for future Network-on-Chip , In proceedings of the IEEE VLSI Symposium. 90--91 . Tam, S.-W., Socher, E., Wong, A., and Chang, M. F. 2009. A simultaneous tri-band on-chip RF-Interconnect for future Network-on-Chip, In proceedings of the IEEE VLSI Symposium. 90--91."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669152"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_2_1_35_1","volume-title":"-C","author":"Wu H.","year":"2012","unstructured":"Wu , H. , Nan , L. , Tam , S. -2., Hsieh , H.-H. , Jou , C. , Reinman , G. , Cong , J. , and Chang , M . -C . 2012 . A 60GHz on-chip RF-interconnect with \u03bb\/4 coupler for 5Gbps bi-directional communication and multi-drop arbitration In Proceedings of the IEEE 34th Custom Integrated Circuits Conference. Wu, H., Nan, L., Tam, S.-2., Hsieh, H.-H., Jou, C., Reinman, G., Cong, J., and Chang, M.-C. 2012. A 60GHz on-chip RF-interconnect with \u03bb\/4 coupler for 5Gbps bi-directional communication and multi-drop arbitration In Proceedings of the IEEE 34th Custom Integrated Circuits Conference."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2400682.2400719","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2400682.2400719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:52Z","timestamp":1750234732000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2400682.2400719"}},"subtitle":["Towards efficient bandwidth utilization for emerging on-chip interconnects"],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":35,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,1]]}},"alternative-id":["10.1145\/2400682.2400719"],"URL":"https:\/\/doi.org\/10.1145\/2400682.2400719","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2013,1]]},"assertion":[{"value":"2012-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-01-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}