{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:02Z","timestamp":1761581042042,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1145\/2401716.2401724","type":"proceedings-article","created":{"date-parts":[[2012,11,27]],"date-time":"2012-11-27T14:28:59Z","timestamp":1354026539000},"page":"31-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Deadlock-free and plane-balanced adaptive routing for 3D networks-on-chip"],"prefix":"10.1145","author":[{"given":"Nizar","family":"Dahir","sequence":"first","affiliation":[{"name":"Newcastle University, Newcastle upon Tyne, UK"}]},{"given":"Ra'ed","family":"Al-Dujaily","sequence":"additional","affiliation":[{"name":"Newcastle University, Newcastle upon Tyne, UK"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[{"name":"Newcastle University, Newcastle upon Tyne, UK"}]},{"given":"Petros","family":"Missailidis","sequence":"additional","affiliation":[{"name":"Newcastle University, Newcastle upon Tyne, UK"}]},{"given":"Terrence","family":"Mak","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Shatin, Hong Kong"}]}],"member":"320","published-online":{"date-parts":[[2012,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"2006 International Symposium on","author":"Beyne E.","year":"2006","unstructured":"E. Beyne . 3d system integration technologies. In VLSI Technology, Systems, and Applications , 2006 International Symposium on , pages 1 -- 9 , april 2006 . E. Beyne. 3d system integration technologies. In VLSI Technology, Systems, and Applications, 2006 International Symposium on, pages 1--9, april 2006."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_3_2_1_4_1","volume-title":"Parallel Processing Symposium, Proceedings 9th International, 41(5):874--902","author":"Glass Christopher J.","year":"1994","unstructured":"J. Glass Christopher and M. Ni Lionel . The turn model for adaptive routing . Parallel Processing Symposium, Proceedings 9th International, 41(5):874--902 , 1994 . J. Glass Christopher and M. Ni Lionel. The turn model for adaptive routing. Parallel Processing Symposium, Proceedings 9th International, 41(5):874--902, 1994."},{"key":"e_1_3_2_1_5_1","unstructured":"F. Fazzino M. Palesi and D. Patti. Noxim: Network-on-chip simulator.  F. Fazzino M. Palesi and D. Patti. Noxim: Network-on-chip simulator."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140384"},{"key":"e_1_3_2_1_7_1","first-page":"23","article-title":"Why, what, who, when?","author":"Jian-Qiang Lu James","year":"2007","unstructured":"James Jian-Qiang Lu . 3d integration : Why, what, who, when? In Future Fab Intl. , volume I ssue 23 , 9 2007 . James Jian-Qiang Lu. 3d integration: Why, what, who, when? In Future Fab Intl., volume Issue 23, 9 2007.","journal-title":"Future Fab Intl."},{"issue":"8","key":"e_1_3_2_1_8_1","first-page":"3701","article-title":"Adaptive routing in network-on-chips using a dynamic-programming network. Industrial Electronics","volume":"58","author":"Mak T.","year":"2011","unstructured":"T. Mak , P. Y. K. Cheung , K.-P. Lam , and W. Luk . Adaptive routing in network-on-chips using a dynamic-programming network. Industrial Electronics , IEEE Transactions on , 58 ( 8 ): 3701 -- 3716 , aug. 2011 . T. Mak, P. Y. K. Cheung, K.-P. Lam, and W. Luk. Adaptive routing in network-on-chips using a dynamic-programming network. Industrial Electronics, IEEE Transactions on, 58(8):3701--3716, aug. 2011.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2052661"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30141-7_49"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2009.5397855"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02946645"}],"event":{"name":"NoCArc '12: Fifth International Workshop on Network on Chip Architectures","acronym":"NoCArc '12","location":"Vancouver British Columbia Canada"},"container-title":["Proceedings of the Fifth International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2401716.2401724","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2401716.2401724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:32Z","timestamp":1750245752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2401716.2401724"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":12,"alternative-id":["10.1145\/2401716.2401724","10.1145\/2401716"],"URL":"https:\/\/doi.org\/10.1145\/2401716.2401724","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]},"assertion":[{"value":"2012-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}