{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:29:21Z","timestamp":1750307361631,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1145\/2401716.2401725","type":"proceedings-article","created":{"date-parts":[[2012,11,27]],"date-time":"2012-11-27T14:28:59Z","timestamp":1354026539000},"page":"37-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["A high-efficiency low-cost heterogeneous 3D network-on-chip design"],"prefix":"10.1145","author":[{"given":"Thomas Canhao","family":"Xu","sequence":"first","affiliation":[{"name":"University of Turku, Turku, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[{"name":"University of Turku, Turku, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[{"name":"University of Turku, Turku, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[{"name":"University of Turku, Turku, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160348"},{"key":"e_1_3_2_1_4_1","unstructured":"Intel: Intel research areas on microarchitecture (January 2012) http:\/\/techresearch.intel.com\/projecthome.aspx?ResearchAreaId=11.  Intel: Intel research areas on microarchitecture (January 2012) http:\/\/techresearch.intel.com\/projecthome.aspx?ResearchAreaId=11."},{"volume-title":"Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International. (feb. 2008)","author":"Bell S.","key":"e_1_3_2_1_5_1","unstructured":"Bell S. : Tile64 - processor: A 64-core soc with mesh interconnect . In: Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International. (feb. 2008) 88--598 Bell S. et al.: Tile64 - processor: A 64-core soc with mesh interconnect. In: Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International. (feb. 2008) 88--598"},{"volume-title":"Adaptive Hardware and Systems (AHS), 2011 NASA\/ESA Conference on. (june 2011)","author":"Dehyadegari M.","key":"e_1_3_2_1_6_1","unstructured":"Dehyadegari , M. et al.: An adaptive fuzzy logic-based routing algorithm for networks-on-chip . In: Adaptive Hardware and Systems (AHS), 2011 NASA\/ESA Conference on. (june 2011) 208--214 Dehyadegari, M. et al.: An adaptive fuzzy logic-based routing algorithm for networks-on-chip. In: Adaptive Hardware and Systems (AHS), 2011 NASA\/ESA Conference on. (june 2011) 208--214"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Daneshtalab M. et al.: Adaptive input-output selection based on-chip router architecture. Journal of Low Power Electronics (JOLPE) 8(1) (2012) 11--29  Daneshtalab M. et al.: Adaptive input-output selection based on-chip router architecture. Journal of Low Power Electronics (JOLPE) 8 (1) (2012) 11--29","DOI":"10.1166\/jolpe.2012.1165"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.18"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.108"},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE 3DIC","author":"Velenis D.","year":"2009","unstructured":"Velenis , D. et al.: Impact of 3d design choices on manufacturing cost . In: IEEE 3DIC 2009 . (Sept. 2009) 1--5 Velenis, D. et al.: Impact of 3d design choices on manufacturing cost. In: IEEE 3DIC 2009. (Sept. 2009) 1--5"},{"volume-title":"Proceedings of the 27th Norchip Conference. (November 2009)","author":"Xu T. C.","key":"e_1_3_2_1_12_1","unstructured":"Xu , T. C. et al.: A study of 3d network-on-chip design for data parallel h.264 coding . In: Proceedings of the 27th Norchip Conference. (November 2009) Xu, T. C. et al.: A study of 3d network-on-chip design for data parallel h.264 coding. In: Proceedings of the 27th Norchip Conference. (November 2009)"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"volume-title":"Advanced Packaging Materials (APM), 2011 International Symposium on. (oct. 2011)","author":"Lau J. H.","key":"e_1_3_2_1_14_1","unstructured":"Lau , J. H. : Evolution, challenge, and outlook of tsv, 3d ic integration and 3d silicon integration . In: Advanced Packaging Materials (APM), 2011 International Symposium on. (oct. 2011) 462--488 Lau, J. H.: Evolution, challenge, and outlook of tsv, 3d ic integration and 3d silicon integration. In: Advanced Packaging Materials (APM), 2011 International Symposium on. (oct. 2011) 462--488"},{"volume-title":"Design and Diagnostics of Electronic Circuits Systems (DDECS), 2011 IEEE 14th International Symposium on. (april 2011)","author":"Xu T.","key":"e_1_3_2_1_15_1","unstructured":"Xu , T. et al.: Optimal number and placement of through silicon vias in 3d network-on-chip . In: Design and Diagnostics of Electronic Circuits Systems (DDECS), 2011 IEEE 14th International Symposium on. (april 2011) 105--110 Xu, T. et al.: Optimal number and placement of through silicon vias in 3d network-on-chip. In: Design and Diagnostics of Electronic Circuits Systems (DDECS), 2011 IEEE 14th International Symposium on. (april 2011) 105--110"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000111"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.9"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.15"},{"volume-title":"HPCA 2009","author":"Das R.","key":"e_1_3_2_1_19_1","unstructured":"Das , R. et al.: Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps . In: HPCA 2009 Das, R. et al.: Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps. In: HPCA 2009"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669145"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393988"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"}],"event":{"name":"NoCArc '12: Fifth International Workshop on Network on Chip Architectures","acronym":"NoCArc '12","location":"Vancouver British Columbia Canada"},"container-title":["Proceedings of the Fifth International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2401716.2401725","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2401716.2401725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:32Z","timestamp":1750245752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2401716.2401725"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":24,"alternative-id":["10.1145\/2401716.2401725","10.1145\/2401716"],"URL":"https:\/\/doi.org\/10.1145\/2401716.2401725","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]},"assertion":[{"value":"2012-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}